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Davidson, Bradley Darren (Ph.D., Mechanical Engineering)
CMOS Compatible Thin-Film ALD Tungsten Nanoelectromechanical Devices
Thesis directed by Prof. Victor M. Bright
This research focuses on the development of a novel, low-temperature, CMOS compati-
ble, atomic-layer-deposition (ALD) enabled NEMS fabrication process for the development of
ALD Tungsten (WALD) NEMS devices. The devices are intended for use in CMOS/NEMS
hybrid systems, and NEMS based micro-processors/controllers capable of reliable operation
in harsh environments not accessible to standard CMOS technologies.
The majority of NEMS switches/devices to date have been based on carbon-nano-tube
(CNT) designs. The devices consume little power during actuation, and as expected, have
demonstrated actuation voltages much smaller than MEMS switches. Unfortunately, NEMS
CNT switches are not typically CMOS integrable due to the high temperatures required
for their growth, and their fabrication typically results in extremely low and unpredictable
yields. Thin-film NEMS devices offer great advantages over reported CNT devices for several
reasons, including: higher fabrication yields, low-temperature (CMOS compatible) deposi-
tion techniques like ALD, and increased control over design parameters/device performance
metrics, i.e., device geometry. Furthermore, top-down, thin-film, nano-fabrication techniques
are better capable of producing complicated device geometries than CNT based processes,
enabling the design and development of multi-terminal switches well-suited for low-power
hybrid NEMS/CMOS systems as well as electromechanical transistors and logic devices for
use in temperature/radiation hard computing architectures.
In this work several novel, low-temperature, CMOS compatible fabrication technolo-
gies, employing WALD as a structural layer for MEMS or NEMS devices, were developed.
The technologies developed are top-down nano-scale fabrication processes based on tra-
ditional micro-machining techniques commonly used in the fabrication of MEMS devices.
iv
Using these processes a variety of novel WALD NEMS devices have been successfully fabri-
cated and characterized. Using two different WALD fabrication technologies two generations
of 2-terminal WALD NEMS switches have been developed. These devices have functional
gap heights of 30-50 nm, and actuation voltages typically ranging from 3-5 Volts. Via the
extension of a two terminal WALD technology novel 3-terminal WALD NEMS devices were
developed. These devices have actuation voltages ranging from 1.5-3 Volts, reliabilities in
excess of 2 million cycles, and have been designed to be the fundamental building blocks for
WALD NEMS complementary inverters.
Through the development of these devices several advancements in the modeling and
design of thin-film NEMS devices were achieved. A new model was developed to better
characterize pre-actuation currents commonly measured for NEMS switches with nano-scale
gate-to-source gap heights. The developed model is an extension of the standard field-
emission model and considers the electromechanical response, and electric field effects spe-
cific to thin-film NEMS switches. Finally, a multi-physics FEM/FD based model was devel-
oped to simulate the dynamic behavior of 2 or 3-terminal electrostatically actuated devices
whose electrostatic domains have an aspect ratio on the order of 10−3. The model uses a
faux-Lagrangian finite difference method to solve Laplaces equation in a quasi-statatically
deforming domain. This model allows for the numerical characterization and design of thin-
film NEMS devices not feasible using typical non-specialized BEM/FEM based software.
Using this model several novel and feasible designs for fixed-fixed 3-terminal WALD NEMS
switches capable for the construction of complementary inverters were discovered.
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Complementary metal-oxide-semiconductor (CMOS) integrated circuit (IC) technology
permeates our daily existence. Although CMOS technology was invented in 1963, it was not
widely adopted to very-large-scale-integration (VLSI) chips until the 1980’s. The shift was
a result of the power crisis in the 1980’s. Until that point NMOS had been the dominant
transistor technology used in VLSI chips, but because CMOS processors only used roughly
a tenth the power of a similar NMOS processor, CMOS became the standard in transistor
technology [93]. The technology has profoundly affected our lives, from the way we work,
learn, communicate, and entertain ourselves, to the way that we procure food. In fact, one
could easily make the argument that CMOS technology has largely been responsible for
setting the trajectory of our continually evolving culture for the past 30 years.
Gordon Moore, one of the founders of Intel, observed in the early 1970’s that the
number of transistors per chip had been increasing at an exponential rate for several years.
He predicted that the transistor count in state-of-the art processors would double every 18
months – this has come to be known as Moore’s law [24]. The continual scaling of CMOS
technology with every design node has persisted according to Moores law for the last 40
years; however, in the past decade the continued scaling of transistor dimensions in CMOS
technology reached a physical material limit, which resulted in a massive increase in power
dissipation – the sum of both increased dynamic power dissipation and sub-threshold leakage
2currents. An unacceptably large percentage of the power dissipated was due to the massive
increase in sub-threshold leakage current, which is a direct consequence of the material limit
reached via scaling. Thus while the number of transistors continued to double as predicted
by Moore’s law, the new technology progressed at the expense of power efficiency. Further
scaling of the existing technology, if possible, could only be accomplished at the expense of
device performance.
The nearly complete integration of CMOS technology into consumer products has
been a monumental achievement; however, as we continue to explore our universe with
the aid of scientific instruments (both on earth and in space) the radiation sensitivity, and
the limited-temperature functionality of CMOS technologies, become progression limiting
factors. CMOS materials are sensitive to temperature variations, which affect carrier con-
centrations and mobility [33], as well as low doses of radiation, such as that of alpha decay,
which is known to be responsible for soft error in memory devices [213, 207, 239]. Radiation-
hard devices make up a large segment of the aerospace/military integrated circuit market,
with an increasing importance for space applications. The overall reliability and performance
of IC technologies is becoming increasingly important, as the space community has begun
to adopt a more commercially off-the-shelf approach, implying the need for more advanced
materials and components [86].
1.2 Scope and Application
As micro-chips are increasingly used in portable consumer electronics the need to de-
velop low power circuits becomes crucial; that is, the overall power used by the integrated
circuit must be kept at a minimum. In a cellular phone for example, existing transistors
consume milli-watts of power continuously, thereby draining the battery, whereas capacitive
micro-switches consume power only during actuation [94], thus the integration of MEM-
S/NEMS mechanical switches, and/or transistors, offers an attractive avenue in the quest to
reduce power consumption. Power dissipation presents a serious problem because increased
3power consumption and its subsequent, and necessary, heat removal limits integration possi-
bilities in current CMOS technologies. One possible solution to this power dissipation prob-
lem lies in the development of CMOS integrable nano-electromechanical (NEMS) switches
for the development of hybrid NEMS/CMOS systems.
There are several exciting applications of CMOS compatible NEMS switches. Because
leakage current in a NEMS switch is limited to Brownian motion [34] and tunneling current,
the total leakage current should nearly be eliminated. Therefore as IC technologies continue
to scale, the integration of NEMS devices as physical switches between transistors and their
circuits, or larger components of the circuit, such as blocks of RAM, represent a feasible and
novel solution to help mitigate the increasing power demands of next generation technologies.
In addition to power savings applications, and perhaps even more exciting, NEMS
switches offer the possibility of developing entirely mechanical microcontrollers/microproces-
sors capable of operating in high-temperature and/or irradiated environments not accessible
to tradition electronics. Currently high temperature (300-900 C) operation is not possible
with state-of-the-art semiconductor processes because conventional electronics fail at approx-
imately 300 C [27], but NEMS devices fabricated with refractory materials, or other materials
capable of high-temperature operation such as silicon carbide, which is a wide band gap semi-
conductor [40], could be designed to operate at extremely high temperatures. Furthermore,
unlike MOS components, the performance of conductor based capacitive MEMS/NEMS de-
vices should not be susceptible to radiation effects. At most, in a metal radiation may
introduce point defects in the crystal lattice, which may act as scattering centers, thereby
reducing electron mobility and increasing the overall resistivity of the material. However,
even if the device were irradiated by such high doses of radiation as to cause significant
damage to the crystal lattice of the conducting material, the device would not lose its ability
to store charge, and therefore would continue to operate as designed. Therefore conductor-
based electrostatically actuated MEMS/NEMS devices should be largely impervious to the
damaging effects of radiation that hinder the use of MOS devices in low-to-hard radiation
4environments.
The majority of NEMS switches to date have been based on carbon-nano-tube (CNT)
designs. The devices consume little power during actuation, and as expected, have demon-
strated actuation voltages much smaller than MEMS switches. Unfortunately, NEMS CNT
switches are not typically CMOS integrable due to the high temperatures required for their
growth, and their fabrication typically results in extremely low and unpredictable yields.
More recently an increasing effort has been put forth in the study and development
of thin-film based NEMS capacitive switches. This effort includes my own and serves as
the central focus of my proposed dissertation. Thin-film NEMS devices offer great advan-
tages over more commonplace CNT devices for several reasons, including: higher fabrication
yields, low-temperature (CMOS compatible) deposition techniques such as ALD, and in-
creased control over design parameters/device performance metrics, i.e., device geometry.
Furthermore, as will be seen in chapter 5, top-down, thin-film, nano-fabrication techniques
are better capable of producing complicated device geometries than CNT based processes,
enabling the design and development of multi-terminal switches well-suited for low-power
hybrid NEMS/CMOS systems as well as complementary-biased electromechanical switches
for the construction of NEMS inverters, the use of which should be well suited to tempera-
ture/radiation hard computing architectures.
1.3 Achievements
The primary focus of this research has been the development of atomic layer deposition
(ALD) enabled NEMS switches and logic devices. The devices developed here were fabricated
via a novel, top-down, low-temperature, and CMOS integrable technology, using for the first
time ALD tungsten (WALD) as the primary structural material in a MEMS or NEMS device.
The major achievements of the research effort summarized in this dissertation include:
51. During the course of this research two different novel, top-down, low-temperature,
CMOS integrable fabrication technologies, employing WALD as a structural layer for
MEMS or NEMS devices, were developed. The fabrication processes developed are
robust yet simple and capable of producing a wide array of novel NEMS devices. The
developed fabrication processes build upon traditional micro-machining techniques
and introduce new methods specifically suited for NEMS thin-film devices, thereby
expanding the possibility of future fabrication technologies and associated devices.
2. Using the developed fabrication technologies, several generations of WALD NEMS
switches were successfully designed, fabricated, and characterized. Previously, ALD
materials had been used primarily as protective coatings, or hydrophilic/hydrophobic
coatings, but here for the first time an ALD material was successfully integrated into
a nano-scale fabrication process as the structural material for an electrostatically
actuated device. The ultra-thin films allowed for the fabrication of devices with very
low, CMOS compatible actuation voltages. Characterization of the WALD switches
developed here demonstrated functionality in a low-current tunneling regime. Thus
the devices have the potential to be used as the building blocks for novel devices
not possible using traditional CMOS technology, i.e., high-density tunneling logic
devices.
Demonstrated WALD NEMS switches include:
∗ 2-terminal, surface micromachined WALD NEMS fixed-fixed and cantilever
switches having gate-to-source gap heights of 50 nm
∗ 2-terminal, entrenched WALD NEMS fixed-fixed switches having gate-to-source
gap heights of 30 nm
∗ 3-terminal, entrenched WALD NEMS fixed-fixed and cantilever switches having
gate-to-source gap heights of 50-65 nm, and drain-to-source gap heights of 20
nm
6∗ 3-terminal, entrenched WALD NEMS fixed-fixed bow-tie and ninth-order poly-
tie switches having gate-to-source gap heights of 50-65 nm, and drain-to-source
gap heights of 20 nm
3. A FEM/FD based multi-physics model for 2 or 3-terminal devices whose electro-
static domain has an aspect ratio on the order of 10−3 was developed. The model
uses a faux-Lagrangian mesh finite difference method to solve the Potential problem
(Laplace’s Equation) for a quasi-statically deforming domain. The approach devel-
oped here allows for the study and numerical characterization of thin-film NEMS
device designs which are not feasible using a commercially typical non-specialized
FEM/BEM approach. Using the FEM/FD based numerical model, coupled with
the extended tunneling model, the characterization of the tunneling regime has been
improved. Furthermore, the development of this model allowed for the discovery
of CNEMS Inverter design rules specific to ultra-thin film NEMS devices similar to
those developed by this research effort.
1.4 Organization of Dissertation
The general motivation and achievements of this research have been presented. The
remainder of this thesis has been organized into chapters of pertinent information. The sec-
ond chapter presents a focused literature review of topics critical to the proposed research.
These topics include: a brief introduction to ALD, WALD uses to date, a review of MEM-
S/NEMS capacitive switches including the current state-of-the-art, and finally a review of
MEMS/NEMS logic devices similar to those studied/proposed here.
The third and fourth chapters are devoted to modeling that is relevant to the devices
developed herein, as well as similar thin-film NEMS devices and any devices that may be de-
signed using the ALD thin-film fabrication processes developed in this thesis. Chapter three
focuses particularly on analytic modeling, while chapter four focuses on the development of a
7FEM/FD Multi-Physics model for 2 or 3-terminal thin-film electrostatically actuated NEMS
switches. The model was specifically developed for devices whose electrostatic domain has
aspect ratios on the order of ≈ 10−3, for which solutions via commercial software are difficult
to resolve.
In chapter three the reader will find the derivation of analytic formulas for the cal-
culation of effective stiffness for fixed-fixed beams with symmetric, non-rectangular profiles
subject to partially distributed loads. These formulas are then applied to the standard 1-D
lumped model for calculating the pull-in as a function of gap-height. The middle of the
chapter is devoted to van der Waals interactions for different material systems and to the
effect of the interaction on system dynamics and stability. The chapter concludes with a
tunneling current model better suited for application to MEMS/NEMS switches than what
is commonly reported in literature.
As already mentioned, chapter four is devoted entirely to the development of a FEM/FLFD
Multi-Physics model for 2 or 3-terminal thin-film electrostatically actuated NEMS switches.
In this chapter the derivation of a finite element model for the mechanical domain is presented
in some detail, followed by the derivation of the faux-Lagrangian mesh, the finite-difference
method for the solution of Laplace’s equation which describes the electrostatic domain. After
the physical models have been discussed, the non-linear numerical solver employed to solve
the electromechanical system at some time-step tk is presented in detail. Finally, the self-
consistent algorithm used for quasi-static analysis of the electromechanical system is given,
followed by the results of specific case studies used as a check of model adequacy.
In the fifth and sixth chapters a comprehensive summary of the devices developed by
this work is given. The summary chronicles the design, fabrication, and characterization
of WALD NEMS 2-Terminal switches, 3-Terminal Switches and WALD CNEMS inverters.
Chapter five focuses on the design and development of WALD NEMS 2-Terminal switches, 3-
Terminal Switches, and WALD CNEMS inverters and their associated fabrication processes.
Chapter six summarizes the characterization of the developed devices. In this chapter the IV
8characterization/pull-in voltages for all of the switches developed are given, tunneling current
measurements are presented, and results from switching lifetime tests for 2 and 3-terminal
switches reported.
Finally, the seventh chapter concludes this dissertation. Here the reader will find a
summary of the achievements of this research and a discussion of significant contributions
to the field of NEMS. Finally, a brief summary of possible subsequent and relevant work
extending from, or related to, the work encompassed by this thesis is given.
Chapter 2
Literature Review and the State-of-the-art
2.1 ALD
Atomic layer deposition (ALD), also known as atomic layer epitaxy (ALE) [187], is
a thin film deposition technique that produces accurately controlled, dense inorganic films
at low processing temperatures. ALD is a CVD-based process, based on the sequential
repetition of self-limiting surface reactions: A + B → C + D [83]. For all ALD processes
the two reactants, A and B, are applied in a binary sequence, i.e., ABAB..., thus obtaining
precise, atomic-level control over deposition thickness [73, 137, 187], figure 2.1. Each half-
reaction involves a reaction between a gas-phase precursor and a surface functional group.
The surface reaction continues until all functional groups have been consumed and replaced
with a new functional group [194, 195]. Figure 2.2 clearly illustrates the introduction of
reagents and subsequent self limiting reaction/ material deposition for WALD.
Furthermore, ALD films are pinhole free, and can be grown with accurate control
in high to ultra-high aspect ratio structures, making them ideal for coating applications
in the MEMS/NEMS and IC industries [62, 81, 187]. Figure 2.3 shows high-aspect ratio
trenches etched in Si conformally coated by ALD Al2O3 and TiN [187], and figure 2.4 shows
ultrahigh-aspect-ratio nanopores (l/d = 103) conformally coated by ALD Al2O3 and ZnO
[66].
A great number of materials can be grown via ALD. Because of its binary reaction se-
quence, ALD easily facilitates the growth of compounds, thus the majority of ALD materials
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Figure 2.1: Illustration of a binary ALD reaction [92]
Figure 2.2: Deposition of WALD monitored via QCM
consist of dielectrics such as Al2O3, TiO2, or HfO2 to name a few [112, 83, 25]; however,
there also exist a number of single-element ALD materials such as: ruthenium, platinum,
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Figure 2.3: Representative cross-sectional SEM image of 300 nm thick Al2O3 film deposited
on Si wafers with trench structures. [187]
Figure 2.4: SEM images of uncoated anodic alumina membrane: a) cross-sectional view of
40-nm diameter pores; b) top view of hexagonal pore array [66]
iridium, rhodium, palladium, and tungsten [2, 4, 3, 83]. These single element ALD materials
have applications in IC technology, as gates, interconnects, diffusion barriers [215] or seed
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layers [2, 4]. However, because of its high melting temperature, stiffness [33], demonstrated
toughness [149], and CMOS compatibility [149], WALD represents an excellent choice for
the structural material in the development of novel CMOS compatible NEMS devices for use
as mechanical switches, transistors, logic, or non-volatile memories, all capable of reliable
performance in harsh environments.
2.1.1 WALD
WALD is a single-element ALD process based on the sequential exposures of WF6 and
Si2H6, whose chemistry has been thoroughly studied and growth precisely characterized
[194, 195, 123, 82, 229]. The WALD deposition processes has been thoroughly studied and
confirmed by a number of authors using several different techniques including: quadropole
mass spectrometry [83], auger electron spectroscopy (AES) [64, 63], x-ray photoemission
spectroscopy (XPS) [233], spectroscopic ellipsometry, Fourier transform infared vibrational
spectroscopy (FTIR) [223, 127, 126, 122, 123], and in-situ quartz crystal microbalance (QCM)
[216]. In 2004 Grubbs et al. conducted a detailed study of the stoichiometry of the WALD
reaction process at 200 C [83]. The proposed binary reaction sequence for WALD is given
by equations 2.1-2.3.




WF ∗4 + Si2H











In the given reaction process X∗ represents a surface species. From the reaction process
it is seen that WALD film growth is achieved following the sacrificial reaction of disilane. The
sacrificial disilane reaction occurs by an initial reaction of Si2H6 with WF4∗ surface species
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to yield a WSiH2F surface species, equation 2.2. In the subsequent reaction, equation 2.3,
Si2H6 undergoes bond insertion in SiH bonds [216]. The process is repeated until a desired
thickness of WALD has been achieved.
2.1.2 ALD use in MEMS and NEMS to Date
To date ALD thin films have had limited use in the fabrication of MEMS or NEMS
devices. ALD Al2O3 has been used as a micro-/nano-scale structural material [38, 217, 218]
and as a protective and wear resistant coating for MEMS devices [92, 157]. Chang et al.
used ALD alumina as the structural material for micro-resonators. The resonating struc-
tures were actuated electrostatically and resonant modes detected via laser interferometry.
After measuring the resonant modes of their devices Chang et al. were able to successfully
determine the residual stress in the ALD alumina film. The resonating structures fabricated
by Chang et al.are shown in figure 2.5 [38].
Tripp et al. previously used ALD alumina in the fabrication of deformable membranes
for adaptive optics. Large deformable membranes were fabricated using SOIMUMPS in
conjunction with ALD and assembled using the flip chip bonding technique [217]. The
membranes had a working area of 2 mm with a thickness of only 30 nm, and were coated
by 4 nm of a sputtered Au-Pd alloy to allow for electrostatic actuation. Tripp et al. also
used ALD alumina to fabricate passive micro test structures that were used to characterize
the residual stress and mechanical properties of the ALD film [218]. Using these devices
Tripp et al. found ALD alumina to have a Youngs modulus in the range of 168-182 GPa, a
Berkovitch hardness of 12.3 GPa, a universal hardness of 8GPa, and the intrinsic in-plane
stress in the range of 383-474 MPa. A passive pointer structure used by Tripp et al. to study
residual stress is shown in figure 2.6.
To date the majority of research into ALD applications has been in thin film coating
technologies. Work has been done on wear resistant coatings [157], creep suppression coat-
ings [240], generally protective coatings [92], and hydrophobic coatings [89]. Mayer et al.
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Figure 2.5: SEM image of ALD Al2O3 micro-resonators [38]
demonstrated the use of ALD Al2O3 as a wear resistant coating for a MEMS micro-engine.
The group coated a MEMS micro-engine with a 10 nm thick layer of ALD Alumina, success-
fully demonstrating the ability of ALD to coat high aspect ratio surfaces as well as shadow
regions, shown in figure 2.7. Mayer et al. demonstrated that by coating a device in ALD
alumina, less wear particles were generated when compared to the same device coated only
by native oxide, thus demonstrating ALD alumina’s utility as a wear resistant coating [157].
Another interesting avenue of research has been into the development of ALD nanolam-
inates with tailored physical properties. Physical properties far more exotic than those seen
in bulk materials can be achieved when nanolayer thicknesses are less than the length scale
that governs the physical property [193]. Work has been done on high-k nanolaminate di-
electrics that can withstand very large electric-fields, are thermally stable, have superior
insulation properties, far superior to bulk dielectrics, and demonstrate engineer-able leakage
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Figure 2.6: a) A schematic of a pointer test structure, b) close up micrograph of a displaced
pointer tip [218]
currents [163, 131, 130, 65], as well as W/alumina nanolaminates with novel properties, such
as increased hardness and ultra-low thermal conductivity, figure 2.8 [193, 45].
2.1.3 W use in MEMS/NEMS
WALD has tremendous potential for use in IC applications such as contact hole filling
for source, drain, and gate metallization in MOSFETs [121], because W makes an ohmic
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Figure 2.7: a) MEMS microengine, consisting of a gear turning on a hub. The structure
uses 3-mm-thick polycrystalline Si for mechanical structures. The sacrificial oxide has been
removed to release the device. b) Cross section of the hub showing the contact surfaces of
the gear and hub, and the buried channel in the interior of the hub [157]
contact with semiconductors and makes an effective diffusion barrier [189, 215]. As such, the
electrical properties of WALD have been thoroughly studied [227, 121]. Kim et al. found
that the resistivity of WALD films increases as the film thickness decreases, figure 2.10.
Compared to CVD W all of the WALD thin films studied showed high resistivities (125-145
µΩ-cm) for a thickness of ∼20 nm. By comparison, the resistivity of CVD W with a thickness
of ∼18 nm has been measured to be ∼25 µΩ-cm. Wilson et al. measured a resistivity of
100-400 µΩ-cm for WALD films with a film thickness of 95-845 A˚, confirming the findings
of Kim [227]. It is thought that Si impurities, which introduce electron scattering cites, are
responsible for the higher resistivity [189, 120].
Tungsten has seen very little use in MEMS applications. To date tungstens use has
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Figure 2.8: Transmission electron microscopy image of a four-bilayer W/Al2O3 nanolaminate
grown at 177 C [193]
been limited to a wear protection coating (CVD) [149] and as a multilayer coating for x-ray
reflectivity enhancement of polysilicon micro-mirrors [216]. Mani et al. deposited a 15 nm
thick layer of CVD W on a MEMS micro-engine for use as a wear protection coating. The
W coating provided a dramatic improvement in the wear characteristics of the device. The
micro-engine devices coated by CVD W were observed to fail after a mean of 2 ∗ 106 cycles
with one device operating normally for more than 109 cycles, a vast improvement over the
uncoated devices which had a median lifetime of 4 ∗ 105 cycles. Furthermore, FIB cross-
sections of the coated micro-engines reveled no wear particle generation in the hub or near
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Figure 2.9: Resistivity of WALD vs. Thickness [121].
the pin joint of the device.
More recently, Wilson et al. used WALD to coat cobalt nano-particles, figure 2.10. It
was found that the properties and reactivity of nano-particles can be tuned by depositing
thin coatings on their surfaces, thereby altering the surface-to-volume ratio as well as the
surface energy of the particle. During this study native WO3 formation was also studied,
and it was discovered that the native oxide thickness is dependent on local curvature [228].
As a structural material in MEMS or NEMS, WALD has seen no use to date apart from
the recent work presented in chapters 5 and 6, and references [54, 52, 195, 194]. Furthermore
because little work has been done on the integration of WALD as a MEMS/NEMS capable
structural material, no work has been done to study the mechanical/ thermomechanical
properties of WALD. Thus far it has been assumed by us, in the design of our electrostatically
actuated NEMS devices, that the Youngs modulus of WALD is the same as that of bulk W.
This may be a reasonable assumption seeing that unlike ALD ceramics such as alumina,
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Figure 2.10: Schematic representation of the WALD-coated Co nanoparticle with Co radius
or layer thicknesses defined by r1, r2, r3, and r4 [228].
which are amorphous and exhibit stiffnesss lower than their bulk counterparts [218], WALD
films are known to possess a mixture of nano-crystaline alpha and beta-phase crystalline
structures with grain sizes ranging from 9-17 nm [121] and have the same density as bulk
W.
2.2 Electrostatic Micro/Nano Mechanical Switches and Logic Devices
2.2.1 MEMS Switches
Micromechanical switches were first demonstrated in 1971 [180] as electrostatically
actuated cantilever switches used to switch low-frequency electrical signals, but may have
been first proposed in the mid to late 1960s. Nathanson had developed suspended gate FETs,
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what might be considered some of the first MEMS/MOS hybrid devices, by 1966 [169], and
in his 1967 paper described the pull-in phenomena both conceptually and mathematically
for cantilever beams [170]. However, Nathanson’s devices were not intended for switching
purposes. Instead his suspended gate FETs were used as novel Q-tunable frequency filters
[169, 170, 179]. Nathanson’s suspended cantilever FET device is shown in figure 2.11.
Figure 2.11: Schematic of Nathanson’s 1967 resonant gate transistor for Q-tunable frequency
filters [170]
In the 1970s Preston, and Cosentino and Stewart, studied the electrostatic deflection of
thin-film metal sheets suspended 5 um above the substrate on support structures[179]. This
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work influenced the work of Petersen [179, 180], who in 1978 fabricated and tested MEMS
capacitive cantilever switches for use in light modulation. Petersen’s devices were fabricated
by patterning SiO2 structures, coating them in a conductive layer of Cr/Au, and then sus-
pending them via an EDP etch of the 100-oriented Si substrate. Those cantilever’s actuation
voltages were in the range of 60-70 Volts, a value competitive with most devices through the
1990s [refs, [143]], and demonstrated lifetimes in excess of 106 cycles. Furthermore, in his
1978 paper Petersen proposed that micromechanical devices should be integrated with IC
processing techniques for the creation of novel MOS systems, just as we propose to do today
using NEMS devices [179].
While some of the distinct advantages of MEMS switches were recognized in the 1970s,
namely: extremely high off-state to on-state impedance ratios, high device densities, very
low off-state capacitive coupling between contacts, and very low switching and sustaining
powers, their research and development did not fully take off until the early 1990s. Petersen
was awarded a US patent for a passive MEMS switch in 1985 [181], but research efforts really
began when Larson, working Hughes Aircraft Company in Los Angeles, filed a US patent
request for a rotary based electrostatically actuated MEMS switch [132].
MEMS switches developed to date have been fabricated using a variety of fabrication
techniques, from bulk micromachining to surface micromachining, and combinations thereof,
and have employed the use of numerous materials, such as semi-conductors, metal-coated
dielectrics, and metals. The devices have been developed using a host of different and novel
designs, from rotary switches, sliding switches, and lateral switches, to more traditional
suspended bridge-type designs. Most importantly though, micromechanical switches have
shown their utility in a number of different applications, such as: optical switching, light
modulation, phase shifting, RF switching, and relay switching [36]. Because RF MEMS
switches out-perform PIN diode and FETs in terms of insertion loss, isolation, and switch-
ing figure of merit (FOM) which defined as the product of capacitance and resistance, the
most successful applications for MEMS capacitive switches have been in RF devices. Unfor-
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tunately, the slower switching speeds (1-15 us versus 0.16-1 ns for FETS) and lower lifetimes
of RF MEMS devices (on the order of 100 billions cycles for FETS) typically limit their use
to antenna switching, reconfigurable aperture, and instrumentation switching applications
[143]. Furthermore, RF MEMS switches are typically constrained to actuation voltages of ∼
50 V because of competitive limitations regarding off-state isolation, FOM, restoring force,
and thus associated reliability [143].
2.2.2 MEMS State-Of-The-Art Electrostatically Actuated Switches
Lin and Nguyen at Berkeley have recently developed the MEMS resoswitch, figure
2.12. The device exploits the resonance and nonlinear dynamic properties of its mechanical
structure to greatly increase the switching speed and lifetime, while lowering the required
actuation voltage, all by a substantial margin when compared to existing RF switches. The
device is a disk resonator that is operated via a 2.5 Volt amplitude AC signal at frequency of
61 MHz, the resonant frequency of the disk. As the device resonates, it impacts electrodes
along its orthogonal axis, thereby closing the switch. The device has an effective rise time
less than 4 ns, more than 200 times faster than the fastest RF MEMS devices, and has been
observed to operate for more than 16.5 trillion cycles. The MEMS resoswitch shows great
promise for use in switched-mode power converters and power amplifiers [143].
Figure 2.12: SEM of the polysilicon MEMS resoswitch recently developed at Berkeley [143]
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While the resoswitch represents the state-of-the-art in RF MEMS switches regard-
ing operation and performance, MEMS switches developed by Nakano and Yokota et al.
represent the state-of-the-art in micro-fabrication techniques. Their research group has suc-
cessfully designed, fabricated, and demonstrated MEMS cantilever switches fabricated using
inkjet-printing technology [167, 236]. Playing off of the current interest in flexible electronics
the group has developed plastic MEMS switches applied to a wireless power transmission
sheet. The devices are fabricated by adhering two 50 µm polyimide sheets together which
have had control and signal electrodes printed on them using an inkjet printing machine with
silver nanoparticles. The fabricated cantilevers have dimensions of 6 x 4.5 x 0.05 mm2, with
nominal gap heights of 50 µm. The operating voltage of the devices was measured to be
6.6 Volts, which is much less than typical MEMS switches, and comparable to some NEMS
switches [9, 61, 101, 117, 119, 140, 204]. Finally, the devices have demonstrated lifetimes
greater than 2 million cycles with little change in contact resistance indicating their long-
term reliability [167]. An illustration of the cross-section and a photograph of the plastic
MEMS device are shown in figure 2.13.
2.2.3 NEMS
The past 20 years have seen the rapid growth in MEMS from a field of novel research
to a consumer market. Today MEMS devices are commonplace in a range of products, from
cars, to watches, phones, and video game controllers. In the past decade or so, because of
the continual effort to further miniaturize micro-mechanical devices, the field of MEMS has
branched into a very active field of research in NEMS. The transition from MEMS to NEMS
enables us to take advantage of the superior properties of nanomechanical systems, includ-
ing: high natural frequencies, low mass, and ultra-low power consumption. Because NEMS
switches have a much higher natural frequency than their MEMS counterparts, and thus a
faster switching time, NEMS switches can be utilized as traditional electrical components,
such as: transistors, amplifiers, adjustable diodes, inverters, memory cells, pulse position
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Figure 2.13: a) a schematic showing the cross-section of the plastic MEMS switch; b) a
photograph of the fabricated device [167]
modulators, variable resistors, switching systems, and phase shifters [183] – to name a few.
2.2.4 Carbon Nano-tube (CNT) Based NEMS Switches
To date the majority of NEMS switches have been CNT based. CNTs have been used
heavily in NEMS devices because they are well characterized both chemically and physically,
have low mass, exceptional directional stiffness, and good reproducibility. A number of
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different CNT based NEMS switch designs have been fabricated and demonstrated over
the last decade, ranging from horizontally oriented cantilevers [41, 135] and doubly-clamped
devices [117, 226, 61] suspended above actuation electrodes, to vertically grown CNTs whose
mechanical structures double as actuation electrodes [103, 104, 102, 101].
Some of the earliest examples of CNT based switches include CNT based nano-tweezers.
The tweezers, shown in figure 2.14, consist of two parallel CNTs separated by a small gap
and are drawn together by application of an electrostatic load. The devices behave just as
an electrostatically actuated cantilever MEMS switch. However, instead of having a fixed
electrode, both electrodes (the CNTs) are deflectable. While intended for use as a novel
method for the measurement of the mass and electrical properties of nanoscopic materials,
and also as a potential tool to enable 3-d AFM manipulation of samples [9, 119], the devices
successfully demonstrated the use of CNTs as electrostatically actuated switches. The pull-
in voltages of these devices was much lower than that of a typical MEMS switch, with Kim
et al. reporting actuation of their device at ∼ 8.5 Volts in 1999 (figure 2.14a) [119], and in
2001, Akita et al. reporting the actuation voltage for their device to be ∼ 4.5 Volts (figure
2.14b) [9].
Since 2005 extensive work has been done by J.E. Jang et al. in the development of
a low-drive voltage NEMS switch with vertically aligned CNTs. The design and operating
principle behind the CNT devices developed by Jang are very similar to that of the CNT
nano-tweezer devices developed previously [9, 119]. Two parallel CNTs are grown on Ni
catalyst dots via a CVD bottom-up process and are designed to close upon application of
an electrostatic load. While the nano-tweezers developed previously were essentially two-
terminal devices, the devices developed by Jang et al. are three-terminal devices, with the
third terminal acting to facilitate pull-in, or in the case of stiction, to pull the closed device
apart. The original device developed in 2005 is shown in figure 2.15a and the modified device
reported in 2008 is shown in figure 2.15b. The original device had a pull-in voltage of ∼
24 Volts [103], but the development of vertical gate terminal in the most recent devices has
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Figure 2.14: SEM sequences demonstrating the actuation of the CNT NEMS tweezers [9, 119]
allowed for pull-in voltages as low as 4.5 Volts [102]. The devices developed by Jang et al.
show great potential as mechanical transistors, logic devices, non-volatile memory cells, and
nano-manipulators [104, 102, 101, 107]. Similar devices for RF NEMS applications have
been proposed and simulated by Dragoman et al. with results suggesting the devices would
be apt for use in advanced and agile communications applications, but these devices have
yet to be fabricated [59, 57].
To date, several different examples of horizontally oriented CNT based NEMS switches
have been developed. These devices have out-of-plane functionality similar to most MEMS
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Figure 2.15: a) Original 3-terminal CNT switch developed by Jang et al. in 2005. The device
had a planar gate electrode and a pull-in voltage of ∼ 24 Volts; b) Modified 3-terminal CNT
switch developed by Jang et al. in 2008. The device now has a vertically aligned gate
electrode resulting in a pull-in voltage of ∼ 4.5 Volts [103, 102]
switches and are typically fabricated using a top-down process. However, because they are
CNT based, the fabrication processes must include a CNT placement step, which tends to
significantly limit fabrication yield. Several examples of horizontally oriented CNT NEMS
switches are shown in figures 2.16-2.19. Like the vertical CNT NEMS switch developed by
Jang, and the nanotweezers developed by Kim and Akita, horizontally oriented CNT NEMS
switches have a much lower pull-in voltage when compared to MEMS devices, typically
between ∼ 1.5-6 Volts.
Figure 2.16 shows an example of a three-terminal cantilever type CNT NEMS switch
developed by Lee et al. in 2004. The pull-in voltage for this device was as low as 5 Volts, with
VGS = 5 Volts and VDS = 0.5 Volts [135]. Figure 2.17 shows a novel fixed-fixed two-terminal
design that employs a fabric of CNTs as the structural material. These devices developed
by Ward et al. at Nantero, intended for use in non-volatile memory devices, demonstrated
pull-in voltages as low as 1.4 Volts [226]. Figures 2.18 and 2.19 show fixed-fixed two-terminal
CNT devices developed by Kaul et al. and Dujardin et al. The device shown in figure 2.18
had a pull-in voltage of 2.5 Volts [117], and the device shown in figure 2.19 had a pull-in
voltage of 3 Volts [61].
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Figure 2.16: A three-terminal cantilever-type CNT NEMS switch and associated IV charac-
teristics. The device closes to the drain for VGS = 5V and shorts to the gate for VGS ∼ 6V
[135].
Figure 2.17: Patterned patch of the monolayer nanotube fabric suspended over an embedded
metal electrode with bond pad leads on each side [226].
2.2.5 Thin-film (TF) Based NEMS Switches
In the last decade, the majority of NEMS switches have been based on various CNT
designs, as introduced above. In the past year however, more groups have begun to focus on
top-down, TF processes, capable of more reliably producing NEMS switches [51, 54, 52, 105]
having actuation voltages comparable to, or less than their CNT counterparts. The efforts
put forth by [51, 54, 52, 105] have pushed the limits of top-down fabrication, producing
devices with one or more dimensions < 30 nm.
In 2009 Czaplewski et al. introduced CMOS compatible TF three-terminal NEMS
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Figure 2.18: A high-magnification SEM micrograph shows a single nanotube bridging a
130-nm-wide trench [117].
Figure 2.19: A two-terminal MWNT NEMS device; surface functionalized aminopropyltri-
ethoxysilane (APTS) tracks define the preferential MWNT adsorption, allowing for MWNT
placement [61].
switches with lateral functionality. They reported an actuation voltage of 13 Volts for a
5,000x100x200 nm ruthenium device, with a drain/source gap of 30 nm, and a gate-to-
source gap of 50 nm, figure 2.20. Unfortunately, the fabrication process used to fabricate
these devices includes many high-temperature CVD processes, resulting in an extremely low
yield of only 1.5%. The low yield has been attributed to high levels of residual stress in the
devices caused by the high temperature deposition of structural and masking materials [51].
In 2008 Jang et al. introduced the smallest NEMS devices ever made using traditional
top-down CMOS technology, figure 2.21. Their two-terminal devices, like those reported in
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Figure 2.20: SEM image of a fabricated and released laterally actuated TF NEMS switch,
dimensions: 10,000 x 100 x 200 nm, with a gate gap of 70 nm and a beam gap of 50 nm [51].
[54], and in chapter 5, have embedded electrodes and out-of-plane functionality. Actuation
voltages of ∼11 Volts were reported for 1,000x200x30 nm titanium nitride (TiN) cantilever
devices with working gaps of ∼20-30 nm. Jang et al. used CVD TiN deposited at 250 C,
thus like the devices introduced by Czaplewski et al., device performance was significantly
affected by thermally induced residual stress [105].
Figure 2.21: SEM image of the smallest NEMS switch ever made using traditional CMOS
technology, dimensions: 300 x 200 x 30 nm with a gap of 20 nm [105].
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2.2.6 State-of-the-Art Graphene Based NEMS Switches
Since its discovery in 2005 [57] a tremendous amount of energy has gone into graphene
research. Graphene has a carrier mobility of 200,000 cm2V −1s−1 at room temperature, and
a Youngs modulus of 1.5 TPa, making it the stiffest material with the highest mobility. The
phenomenal material properties of graphene make it an ideal candidate for next generation
electronic and NEMS devices [57, 56, 68, 72, 71].
In the past two years graphene has been implemented in NEMS for use in non-volatile
memories [140, 204]. In 2008 Standley et al. developed graphene switches with nanoscale
gaps created via electrical breakdown of the graphene sheets, figure 2.22. The devices are
actuated electrostatically, just as the NEMS switches presented in sections 2.2.4-2.2.5, how-
ever unlike typical NEMS and MEMS electrostatically actuated switches, the devices are
not electromechanically deformed. Instead, upon application of a gate bias, linear chains
of carbon atoms span the break junction, thereby increasing the conductance of the device.
This was verified statistically by the identification of conductance steps proportional to the
conductance quantum G = 2e2/h. The actuation voltage of the devices was also identified
statistically, and found to be ∼ 2.8 Volts [204].
Figure 2.22: SEM image of the gaphene NEMS device before (left panel) and after breakdown
(right panel). The arrows indicate the edges of the nanoscale gap [204].
Also in 2008, Li et al. reported the development of bi-stable NEMS nano-cable devices,
figure 2.23. The device is composed of an amorphous SiO2 wire, coated by 5-10 nm of
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graphene, that spans two electrodes. The devices operate similarly to the break-junction
devices developed by Standley et al., in that upon application of an applied bias between
the electrodes chains of carbon span gaps created by electrical breakdown at defect sites in
the graphitic layers. The actuation voltage for these devices was reported to be ≈ 4 Volts,
which, just like the devices developed by Standley, is comparable to CNT based NEMS
switches. Furthermore, the devices were operated stably when irradiated by 8 keV X-rays
and subjected to ambient temperatures in excess of 200 C [140, 204].
Figure 2.23: SEM image of a G-SiO2 nanocable two-terminal device, and a high-resolution
TEM image of a G-SiO2 nanocable, showing an amorphous SiO2 core, with surrounding
discontinuous graphitic sheets marked with a G [140].
In 2009 Dragoman et al. proposed a graphene based RF NEMS switch, hypothesizing
that the extreme stiffness and low mass of graphene could enable RF devices with opera-
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tional frequencies in excess of 10 GHz. Thus far the device has been modeled and studied
numerically, but not fabricated. The simulation results suggest that a graphene-based RF
NEMS switch could be a significant advancement in the merger between nano-electronics
and communications devices [56].
2.2.7 MEMS and NEMS Logic
The potential for mechanical computing via electromechanical systems has been rec-
ognized since the inception of MEMS switches, but while seemingly all papers regarding
MEMS/ NEMS switches refer to their potential applications in logic, very few have actu-
ally reported anything more than the actuation voltage of their switches. Bergstrom et al.
reported to have fabricated a complete MEMS digital logic family as early as 1990. The
devices were electrostatically actuated with a threshold voltage of 15 Volts and intended for
use in low speed applications requiring radiation immunity. In their 1990 paper the operating
principles for the entire family of microslider logic devices was proposed, but logic operation
was never demonstrated [20]. Likewise, in 2000 Chae et al. proposed an electrostatically
driven lateral micromechanical switch capable of inverter operation, however the group only
characterized the switching behavior of their device [36].
Within the past two years however, MEMS inverters have been fabricated and demon-
strated by W. Jang et al. and T Yokota et al. The devices developed by both groups are
analogous in their design and operation to CMOS inverters. A diagram illustrating the ana-
log between a MOSFET transistor and three-terminal MEMS switch, as well as a CMOS
inverter and CMEMS inverter, is presented in figure 2.24. The devices developed by Jang et
al. and their associated voltage transfer characteristics are shown in figures 2.25a,b. In their
MEMS inverter, two three-terminal MEMS switches (MEMS transistors) are fabricated with
common gate and drain terminals, but the sources are complementarily biased, thus enabling
inverter operation. The fabricated MEMS switches demonstrated nearly ideal on/off char-
acteristics, with an essentially zero off-state leakage current, a near zero sub-threshold swing
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(SS <4 mV/decade), a high on/off current ratio exceeding 105, and nearly ideal transfer
characteristics.
Figure 2.24: Schematic and equivalent circuit symbol of the (a) MOSFET (b) MEMS switch
(c) CMOS inverter (d) CMEMS inverter [104].
The CMEMS inverter developed by Yokota et al. uses a six-terminal design and is based
on the same inkjet printing fabrication technology used by Nakano [167] in the development
of flexible MEMS switches. A schematic of the plastic CMEMS inverter developed by Yakota
is shown in figure 2.26. While these devices operate based on the same principle as those
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Figure 2.25: a) SEM image of the fabricated MEMS switch and MEMS inverter, dimensions:
30 x 8 x 1 µm; b) VTC of the fabricated device [104]
developed by Jang, they are novel in their design and structure. The use of flexible technology
allows the device to be fabricated in a stack of bonded materials, thus requiring only one
moving structure. Switching dynamics of the of the plastic CNEMS device were characterized
and are shown in figure 2.27 [236].
2.2.8 State-of-the-Art MEMS and NEMS Logic
In the past year several papers have been published reporting the successful devel-
opment of MEMS and NEMS logic devices. Spanning 2009 and 2010, two novel MEMS
devices have been reported by Professor Liu’s group at Berkeley capable of the logical NOT
operation, with one of the two devices also capable of a host of other logical operations
[109, 168, 110]. In 2010 Professor Merhegany’s group at Case Western published a paper
citing their successful development of a complementary NEMS silicon carbide (SiC) based in-
verter operated at temperatures as high as 500◦ C [136]. These devices represent the current
state of the art in MEMS and NEMS logic devices as well as electromechanically actuated
switches.
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Figure 2.26: a) A plastic CMEMS device with six terminals (right) and a plastic MEMS
switch with four terminals (left). In both switches, the cantilever beam is pulled, and
brought in contact with the switch sheets via an electrostatic attraction; b) A cross-sectional
illustration of the plastic CMEMS inverter. All of the electrodes are fabricated via ink-jet
printing [236].
Figure 2.27: Dynamic operation/ characterization of the plastic CMEMS inverter [236].
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2.2.8.1 MEMS: 4-terminal Relay
A 4-terminal MEMS relay technology for complementary logic was introduced by Pro-
fessor Liu’s group in 2009. The design is novel in that it includes body electrodes that allow
the actuation voltage of the device to be electrostatically tuned. The addition of the fourth
body electrode not only allows the device’s actuation voltage to be tuned but also allows the
relay to mimic the operation of either p or n-channel MOSFETS [168]. The devices reported
exhibited low switching voltages, < 2 V, low mechanical delay, < 100 ns, and demonstrated
lifetimes greater than 1 billion cycles.
A schematic of the device developed by Nathanael et al. is shown below in figure 2.28.
The fabrication process is CMOS compatible. All electrodes are DC sputtered tungsten, and
the structural material is boron-doped LPCVD poly-silicon deposited at 410 C, and for wear
protection a thin layer of ALD titanium oxide was grown on the device following release.
Figure 2.28: SEM image of the 4-terminal relay developed by Professor Liu’s group at
Berkeley. The suspended plate has an approximate area of 27 x 27 µm2, [168].
The waveform for the 4-terminal relay is shown in figure 2.29. The voltage applied to
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the body electrodes was adjusted to 10.6 V and 8.9V to achieve symmetric switching at low
voltage. The device was operated at 50 Hz with VDD = 2 V and Vss = 0 V.
Figure 2.29: a) Circuit equivalent diagram of the 4-terminal device (b) Voltage transfer
characteristic of the device (c) dynamic operation of the relay as an inverter at 50 Hz [168]
The primary setback for this device is that it is not a true complementary inverter.
While the device has been tuned to display symmetric switching at low voltages allowing
for complementary like inverter operation, this can only be achieved by applying voltages of
≈ ±10 V to the body electrodes. Thus, while the apparent operational voltage VDD = 2 V is
compatible with existing silicon technologies, the device would require a secondary voltage
source for biasing of the body electrodes – one that is not CMOS compatible.
2.2.8.2 MEMS: Seesaw Relay
Using the same fabrication technology as for the 4-terminal relay design Liu et al. also
developed a perfectly complementary seesaw relay device [109, 110]. The device which is an
electrostatically actuated torsional switch resembling a seesaw, hence the name, is shown in
figure 2.30. The seesaw design uses a single moveable plate (the gate electrode) anchored
by two torsion beams that allow the free ends of the plate to be displaced up and down in
a perfectly complementary fashion. The device is controlled by two body electrodes that
are located on either side of the torsional axis, which are used to pull the torsional switch
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(gate) into contact with either a left or right pair of coplanar source and drain electrodes.
The arms on either side of the gate are electrically isolated from the gate, and upon contact
bridge the biased source and drain electrodes.
Figure 2.30: schematic: (a) CAD model of the seesaw relay, and definitions of design pa-
rameters. In this work, TGAP = 0.2 um, TCONTACT = 0.1 um, L = 3 um, W = H = 1 um,
LC = 7.5 um, WC = 2 um, LA = 42 um, LA1 = 12 um, and WA = 40 um. (b) Schematic
cross-sectional views from (a). OFFON and ONOFF (shown here) are the two stable states
for perfectly complementary operation [109, 110].
The seesaw design has been successfully used to demonstrate several different logic
functions such as buffer, NOT, AND and OR. Waveforms for these functions are shown in
figure 2.31. The devices have also been configured to form a bistable latch. By adding a
transistor the group successfully constructed an SRAM cell. All of these functions can be
implemented using a single seesaw relay with drain electrodes connected to form an output
node and appropriae bias conditions [109, 110]. For these operations the gate to body bias
(VGB) used to actuate the device was ≈ 7 − 10V . To avoid micro-welding issues VDS was
limited to 2 Volts.
Just as with the 4-terminal relay, the see-saw relay is CMOS compatible in a materials
and fabrication technology sense, but incompatible in an operational voltage sense. However,
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because of its symmetric design, the see-saw design is essentially two devices in one (a
left and right device) [110], which increases the functional density of the device. With
further scaling as nano-fabrication techniques become more advanced, and with improved
design optimization, the devices will have a superior advantage over other CMOS compatible
MEMS or NEMS logic devices having only one operation per device. Therefore, this seesaw
architecture has a tremendous advantage over typical MEMS or NEMS logic architectures
which are typically based on constructing logic devices from fundamental building blocks –
usually 3-terminal switches. The versatility of this design is unmatched and truly state-of-
the-art.
2.2.8.3 NEMS: High Temperature Computing
Replacing existing complementary metal-oxide semiconductor field-effect transistors
with silicon carbide (SiC) NEMS switches is a promising approach for low-power, high-
performance logic operation at temperatures greater than 300◦ C, beyond the capability of
conventional silicon technology [136]. Professor Mehregany’s group at Case Western has
developed 3-terminal switches capable of nearly zero off-state current, microwave operating
frequencies, and radiation hardness, at nanoscale dimensions.
The device reported is a micro-machined NEMS SiC inverter operated at temperatures
greater than 500◦ C with ultra-low leakage current. The inverter is composed of two laterally
actuated NEMS cantilever switches following a complementary static-CMOS logic style that
consists of pull-up and pull-down stages. Each switch is 3-terminal having a source, gate
and drain. This logic style was chosen because it provides low noise sensitivity and low
static-power consumption [136].
The cantilevers (sources) used to construct the inverter are both 8 um long, 200 nm
wide, and 400 nm thick. The source to gate gap height is ≈ 150 nm. The SiC is a heavily
nitrogen-doped polycrystalline 3C-SiC film deposited by low-pressure chemical-vapor depo-
sition. All geometric features are patterned via e-beam, and the SiC is etched via DRIE in
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a SF6 environment. The SiC device is shown below in figure 2.32.
The inverters were operated at 500 kHz with VDD = 6 V and VSS = −6 V, which
is higher than Si logic devices that typically operate at 3 V or lower. Figure 2.33 shows a
waveform for the SiC inverter described. Furthermore, the devices characterized by Professor
Mehregany’s group proved to have stellar reliability. Device lifetimes were reported in excess
of 21 billion cycles at 25◦ C and 2 billion cycles at 500◦ C. While these devices currently have
actuation voltages incompatible with state-of-the-art CMOS technologies, they are clearly a
huge technological advancement for high temperature logic devices and represent the current
state-of-the-art in NEMS logic devices.
The scaling down of CMEMS inverters to CNEMS inverters should allow for devices
with operational voltages comparable to and compatible with CMOS technologies; however,
to date very few CNEMS logic devices have been reported. The devices described above
are the the most recent devices reported, and as stated represent the current state-of-the-
art in the field. Until very recently the focus seems to have been on the next generation of
electrical devices, called non-CMOS nanoelectrical devices. These devices include CNT FETs
and nanowire (NW) FETS [84]. As an analog to MOSFETS, CNTs and NWs used in the
nanodevice serve the same function as the doped channel in the bulk substrate of a CMOS
device. The use of CNTs or NWs in place of a doped conducting channel is preferable
because electrical transport in these materials is typically ballistic at room temperature
[58, 84, 106, 152]. To date Bachtold et al. have demonstrated an AC ring oscillator, SRAM
cell, inverter, NOR, and AND gates using CNT FETS; and Javey et al. have demonstrated
complementary ring oscillators, NOR, OR, NAND, and AND gates based on arrays of p and
n-type CNT FETS [12, 84].
** An extended literature review covering CMOS scaling, irradiation of CMOS, as well
as thin-film processing techniques can be found in Appendix B.
42
Figure 2.31: Cicuit diagram and several different waveforms forms for different logic opera-
tions performed by the seesaw relay developed by Liu et al. at Berkeley [109, 110].
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Figure 2.32: SEM image of the SiC NEMS inverter developed at Case Western [136]
Figure 2.33: Waveform of a SiC NEMS inverter developed at Case Western. This devices
was operated at 500 kHz with VDD = 6 V and VSS = −6 V [136]
Chapter 3
Relevant Analytic and Computational Modeling for the Design of Thin-film
NEMS Switches having Symmetric, Non-Rectangular Profiles
3.1 Overview
In all engineering disciplines sufficient mathematical models are of the utmost impor-
tance. By sufficient it is meant a model that can accurately approximate the behavior of a
system, whether that system be mechanical, electrical, or chemical to a degree of exactness
deemed acceptable by the engineer. Models may be used to aid in the design of a system,
leading to more intelligent and optimal designs, while minimizing time and money spent
on the physical design/fabrication process. Models are also used to study the physics of a
given system in detail through numerical experiments. Numerical experiments can elucidate
design rules or system responses that may have been difficult to identify through the physical
design or experimental process. A good model can be the most important tool an engineer
or scientist has.
In this chapter analytic modeling applicable to the design and study of thin-film NEMS
switches is described in detail. These models approximate the pull-in voltage of devices
having symmetric, non-rectangular profiles, as well as a variety of physically significant
phenomena specific to devices with gap heights in the nano-regime (typically < 100 nm).
These phenomena include the non-linear effect of the van der Waals force on the static and
dynamic behavior of MEMS/NEMS devices and the pre-actuation tunneling current that
is often measured experimentally [129, 48, 85]. The aim of the chapter is to give a set of
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analytic formulations that may aid in the design and understanding of more complicated
MEMS/NEMS structures. It is my hope that these models may be of use in particular to
the engineer who does not have access to more sophisticated computer software.
3.2 Effective Stiffness of Two or Three Terminal MEMS/NEMS Switches
having Symmetric Non-Rectangular Profiles
In the following section expressions for the effective stiffness of beams with rectangular
and symmetric non-rectangular profiles subjected to fully and partially distributed loads
are derived. The derivations are shown in detail to provide a firm understanding of the
derivation process, underlying equations, and methods. In this way, if one wished to derive
the effective stiffness for even more complicated geometries, one would simply need to follow
the framework presented here. The derivation of effective stiffness will allow the calculation
of the pull-in voltage of electrostatically actuated two or three-terminal MEMS and NEMS
devices, and in fact, the analysis could be extended for n-terminal scenarios.
3.2.1 Rectangular Profiles
We will derive the pull-in voltages for 2 or 3 Terminal MEMS/NEMS switches that have
Symmetric-Non-Rectangular profiles using energy methods and plane strain assumptions.
Profiles considered are the Bow-tie, which is a prevalent design for MEMS RF switches, and
profiles constructed by nth order polynomials which have been dubbed ”Poly-tie”. Examples
of the different profiles are shown below in figures 3.1 and 3.2.
Energy methods offer a simple and elegant solution for the derivation of the effective
stiffness of a beam subjected to a particular load. For this derivation Castigliano’s second
theorem [17], equation 3.1, will be used to derive an expression for the displacement of a
fixed-fixed beam of constant width subjected to a point load at some distance a from a fixed
end, figure 3.4. The displacement will then be used to calculate the effective stiffness of the
beam.
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Figure 3.1: Schematic of the Bow-tie structure as seen in the x-z plane. WM is the maximum
half-width, Wo the minimum half-width, and L the length.
Figure 3.2: Schematic a general poly-tie structure as seen in the x-z plane. P(x) is an nth
order polynomial that fits some profile, WM is the maximum half-width, Wo the minimum









We first derive an expression for the strain energy of a deformed beam. This can
be accomplished by considering a general stress-strain curve for some material (the curve
shown here is for a general metal), figure 3.3. The shaded area beneath the curve is the
strain energy per unit volume in the elastic regime. We only consider the energy stored in
the system in the elastic regime because any further stressing of the beam beyond the yield
stress results in permanent deformation of the beam, and thus dissipation some of the stored
energy. Thus we only consider the conservative energy regime.


















where I is the bending moment of inertia and is defined in figure 3.4. Thus using
equation 3.4 with 3.5 we have the total strain energy of a deformed beam as a function of







Thus, to calculate the stain energy of a deformed beam we must know the applied
moment M as a function of the beam’s length. This is accomplished via Newton’s 3rd law.
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Figure 3.3: General σ −  curve for metal. The strain energy for a material stressed in the
elastic-regime is shaded.
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The free-body diagram for a fixed-fixed beam subjected to a load F , at some distance a from
a fixed end is given in figure 3.4.
The sum of forces in the y-direction gives,∑
Fy = 0 = RA +RB − F =⇒ F = RA +RB(3.6)
and the sum of moments about point A gives,
∑
M = 0 = −MA +MB − Fa+RBL =⇒MB = MA + Fa−RBL (3.7)
To calculate M(x) we apply Newton’s 3rd law to the two sections of the beam.
3.2.2 Section 1: 0 ≤ x < a
∑
Fy = 0 = RA + V (x) =⇒ RA = −V (x) (3.8)
∑
M = 0 = −MA +M1(x) + V (x)x =⇒ m1(x) = MA +RAx (3.9)
3.2.3 Section 2: a < x ≤ L
∑
Fy = 0 = RB + V (x) =⇒ RB = −V (x) (3.10)
∑
M = 0 = MB −M2(x)− V (x)(L− x) =⇒M2(x) = MB +RB(L− x) (3.11)





























Figure 3.4: A fixed-fixed beam subjected to a point load acting at some distance a from the
left support, and the associated free-body diagram
Figure 3.5: Free-body diagram for 0 ≤ x < a of a fixed-fixed beam subjected to a point load
acting at some distance a from the left support
Figure 3.6: Free-body diagram for a < x ≤ L of a fixed-fixed beam subjected to a point load
acting at some distance a from the left support
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By applying Castigliano’s 2nd theorem to the boundary conditions of the structure we
can solve for all of the currently unknown reaction forces. Applying Castigliano’s theorem








where the boundary conditions here are θA = uA = 0. Thus we can set equations 3.14
equal to each other and solve for the unknown MA. We next use equations 3.8 and 3.9 with












Now that all of the reaction forces are known we need to calculate the displacement
as a function of x along the length of the beam. This is done by solving the second order
ODE, equations 3.16, that describes the system subject to the boundary conditions for a
fixed-fixed beam, y(0) = y′(0) = 0, [17],. For 0 < a we have,










Via application of the boundary conditions the displacement for a concentrated load
F is found to be,











At this point in the derivation we have successfully calculated the displacement of a
fixed-fixed beam with constant width subject to a concentrated load F. However, the MEMS
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and NEMS devices studied in this thesis are subject to loads distributed over some region of
their length. Fortunately, the previous derivation was not done in vain because using linear
superposition we can easily calculate the displacement of a fixed-fixed beam subject to a
distributed load [186].










ξx2(a− L)2(3aL− 2ax− Lx)) (3.19)
Where the displacement is now written as a function of x and a. The fixed-fixed
devices studied in this thesis are designed such that the maximum deflection occurs at
center of suspended structure. The deflection at the center of the beam resulting from the
application of some distributed load, shown in figure 3.7, can be calculated by evaluating
equation 3.19 at x = L/2 and summing the contributions from point loads over the region
that they are distributed, equation 3.20. In general, the displacement at any point x due to






3.2.4 Fixed-fixed Beam Subjected to a Fully-Distributed Load
As a check of the preceding derivation, we consider the maximum displacement of a
fixed-fixed beam subjected to a fully-distributed load, shown in figure 3.8. The displacement
is calculated by evaluating 3.19 at x = L/2, and because of symmetry, integral 3.20 is






Figure 3.7: Fixed-fixed beam subjected to a distributed load ξ
Figure 3.8: Fixed-fixed beam subjected to a fully-distributed load
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Evaluating equation 3.21 at L/2 and integrating over the length of the beam the








which is exactly the formula given by [17, 186] for the maximum displacement of a
fixed-fixed beam subject to a fully-distributed load, figure 3.8.
Because the derivation of displacement for a given load considered only the linear
regime of the stress-strain curve, it was implicitly assumed that displacements are small,
therefore the relationship between applied load and displacement can be approximated by






For thin-film devices the effective stiffness of a system also includes a contribution
from the tensile stress in the film. For the sake of brevity, and because residual stress is not
studied in this thesis, this contribution will not be discussed in detail here. More information
regarding residual stress can be found in [186]. From [186] the stiffness contribution from





where w and t are the width and thickness of the considered device.
Finally, the effective stiffness of a fixed-fixed device with constant width is the sum of








Up to this point the derivation presented has been specifically for beams of constant
width, which implies constant moment inertia. Although the equations derived are well
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documented in the literature, the derivation has been presented in detail here so that we
may have a fundamental understanding of the problem starting from a static analysis of
the forces on the system. This way we have derived the proper equations to extend the
derivation to include structures whose widths vary with length. It is important to note that
the geometries considered here, Bow-tie and Poly-tie, are symmetric across the x-y plane,
figures 5.27 and 3.2. This condition allows us to continue to use plane strain assumptions
and a 2-D model. The application of a distributed load to an anti-symmetric structure would
induce unbalanced moments, with respect to the x-y plane, that would lead to a twisting
mode of deformation that can not be captured by a 2-D model. Thus, if one were to consider
an anti-symmetric profile then a significantly more complicated 3-D model would be needed.
3.2.5 Non-rectangular Profiles
The first symmetric and non-rectangular structure that we will consider is the Bow-tie
structure whose profile is illustrated in figure 5.27, along with the key geometric parameters:
WM and Wo. WM is the maximum half-width of the structure, while Wo is the minimum
half width of the structure. Because these structures are of varying width, the first step
of the derivation is to derive the half-width function. The beam symmetry across the y-z
plane implies that we only need to consider the half-width function for 0 ≤ x ≤ L/2, or
L/2 ≤ x ≤ L, as was stated in equation 3.21.
The structure’s half-width function is given by the following piece-wise function,
z(x’) =








L−α for α/2 < x
′ ≤ L
where, x’ = x-L/2;
(3.26)
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The width function is thus,
w(x) = 2z(x); (3.27)
Now, the bending moment of inertia I is a measure of a beam’s resistance to bending
moments at a particular location along it’s length. Therefore, for a load applied at some
distance a, as seen in figure 3.4, the bending moment of inertia for a structure whose width





We can now use the equations for the structure’s width and bending moment of inertia,
3.31 and 3.27, with the previously derived equation for the mid-point displacement of a fixed-
fixed beam subject to a distributed load, equation 3.21, to derive the analytic equation for
the mid-point displacement of a fixed-fixed Bow-tie structure subject to a fully-distributed
load, equation 3.29.






















The same methodology is applied to derive the mid-point displacement of a fixed-fixed
Poly-tie structure subjected to a distributed load. First a half-width function fit by some
nth-polynomial is constructed, which we will call P (x). This implies that the width and
bending moment of inertia for a poly-tie structure is given by,






Thus using equation 3.21, the mid-point displacement of a fixed-fixed Poly-tie structure
subject to a distributed load over it’s entire length is given by,









Once the mid-point displacement for either profile has been calculated, the stiffness Ks
may be extracted via substitution of equation 3.18 and Hooke’s law, as was done in equation
3.22 for a beam of constant width. Using the derived width functions for Bow/Poly-tie










3.2.6 Partially Distributed Loads
So far the analysis presented has considered beams subjected to fully-distributed loads.
As will be seen in chapter 5, several different switches have been fabricated and characterized
as part of this thesis effort, including 2-terminal WALD NEMS switches, for which the
preceding analysis specific to a fully-distributed load is perfectly valid. However, for 3-
terminal WALD NEMS switches, and even some types of 2-terminal switches (depending on
the electrode lay-out/fabrication process) developed by this work, a fully-distributed model
does not represent electrostatic loading of these devices. These devices are more accurately
modeled by partially distributed loads. Fortunately, using the frame work developed in this
section the analytic derivation of Ks for partially distributed loads is rather straight forward.
There are two loading cases that are particularly relevant to the devices studied during
the course of this research. The first case is that of a load distributed symmetrically about the
beam’s mid-point (centrally-distributed load), figure 3.9. This loading case is an appropriate
representation of a 2-terminal switch whose gate electrode is centered beneath the suspended
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beam/source, but whose width is some percentage of the overall beam length, fig 3.10; or
a drain-to-source biased 3-terminal switch, as developed in chapter 4, whose drain terminal
is centered beneath the the source, figure 3.11. The second loading case, called here a bi-
distributed load, figure 3.12, is representative of a gate-to-source biased 3-terminal switch,
whose gate-electrode geometry is configured as shown in figure 3.13.
For partially distributed loads, derivation of effective stiffness is identical except for
one small detail. The relationship of force to unit length is no longer simply some load F
divided the length of the beam, as given previously in equation 3.18. For the two loading
cases described the relationship between the point load F and the distributed load, ξ is now
given by the following equations [186],
ξ =
F
2(x− L/2) , loading case 1 (3.34)
ξ =
F
2(L− x) , loading case 2 (3.35)
Thus the general equations for the mid-point displacement of a fixed-fixed beam, having
a symmetric profile, and subject to the partially distributed loads described are given by,








, loading case 1 (3.36)








, loading case 2 (3.37)
Again, once the mid-point displacement for either profile has been calculated the stiff-
ness Ks may be extracted via substitution of equation 3.34/3.35 and Hooke’s law.
3.3 Pull-in of 2 or 3 Terminal Bow/Poly-tie MEMS/NEMS Switches
The analytic derivation of displacement versus applied voltage for a 1-D lumped mass
is no different for Bow/Poly-tie MEMS/NEMS devices than it is for typical reported devices
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Figure 3.9: Fixed-fixed beam subjected to a centrally-distributed load
Figure 3.10: A 2-terminal MEMS/NEMS switch with drain electrode centered beneath sus-
pended source; a distributed load similar to that shown in figure 3.9 represents the electro-
static load applied to this device
Figure 3.11: A 2-terminal MEMS/NEMS switch with drain electrode centered beneath sus-
pended source biased by VDS; a distributed load similar to that shown in figure 3.9 represents
the electrostatic load applied to this device
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Figure 3.12: Fixed-fixed beam subjected to a bi-distributed load
Figure 3.13: A 3-terminal MEMS/NEMS switch with drain electrode centered beneath sus-
pended source, and geometrically symmetric, electrically connected gate electrodes biased
by VGS; a distributed load similar to that shown in figure 3.12 represents the electrostatic
load applied to this device
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having rectangular profiles. The derivation is well documented, and was reported as early
as the mid 1960’s by Nathanson [171]. Therefore a derivation of the expression for voltage
as a function of device displacement is omitted, and the expression is given without further
explanation, equation 3.38.
It should be noted that more accurate, and complicated 2-D distributed load models
have been derived and reported, but these are beyond the scope of analytic work in this
dissertation. The primary difference between the models is that distributed load models
predict pull-in to occur at displacements corresponding to ≈ 40 − 50% of the initial gap
height 3.38, and 1-D lumped mass models predict a more conservative pull-in height of






Where: y is the displacement, Keff the effecting stiffness of the suspended structure,
go the initial gap height, o the permittivity of free space, and A the structural area that the
distributed load is applied over.
3.3.1 Analytic Case Studies: Displacement Vs. Applied Voltage for Rectan-
gular, Bow-tie, and 2nd Order Poly-tie WALD NEMS 2 and 3-terminal
Switches
Using the theory derived in this section plots of displacement versus applied voltage
have been generated for fixed-fixed rectangular, bow-tie, and poly-tie switches subject to
the three loading cases described (fully-distributed, centrally distributed, and symmetrically
centered near the anchors). The loading cases correspond to the electrostatic loading of a
2-terminal switch with a gate/source overlap area = 100%, a 3-terminal switch actuated by
the drain electrode, and a 3-terminal switch actuated by the gate electrode.
All of the devices modeled have similar dimensions so that their respective switching
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behaviors can be compared. The devices modeled here have been designed to represent
feasible designs for WALD NEMS 2 and 3 terminal switches. Thus all material properties
correspond to that of bulk W, and all dimensions are representative of actual device that
can be fabricated using the fabrication processes developed by this research effort, presented
in chapter 5.
For these case studies each device has the following dimensions in common: L = 5 um,
Wo = 250 nm, t = 32nm, DW = L/4, gDS = 20 nm, and gGS = 50 nm. For the bow-tie
and poly-tie profiles WM = 3.5 um. A schematic detailing device geometries visible in a
cross-section defined by the x-y plane is given by figure 3.14, and the other parameters Wo
and WM for bow-tie and poly-tie devices have previously been defined in figures 3.1 and 3.2.
3.3.1.1 Displacement Vs. Applied Voltage for 2 and 3-terminal Switching
In figures 3.15-3.17 displacement versus applied voltage has been plotted for each
device subject to the different loading cases described. For the dimensions chosen we see
that the pull-in voltage for gate actuation is much larger than for either of the other two
loading cases for all of the modeled devices. This is to be expected when comparing the gate
actuated devices to the 2-terminal devices, because for these cases the gap-heights are the
same, whereas for the gate actuated case the total overlap area is less, and from equation
5.3 we see that the pull-in voltage is inversely proportional to A1/2.
Although the ADS is smaller than AGS for the other loading cases, gDS is more than 50%
less than gGS. From equation 3.38 we see that the pull-in voltage is directly proportional to
gDS, thus for the ratio of dimensions chosen Vpullin,DS is less than both Vpullin,GS and Vpullin,2T
for all of the devices investigated. In chapter 5 it will be shown that device geometries can
be constructed such that Vpullin,GS > Vpullin,DS.
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Figure 3.14: 3-terminal Device schematic (x-y plane); here: L := device length, DW := drain
width, GW := gate width, gGS := source-to-gate gap height, and gDS := source-to-drain gap
height
Figure 3.15: Displacement Vs. Applied Voltage for 2 and 3 terminal WALD NEMS devices
(rectangular profile); Dimensions: 5,000 x 500 x 32 nm (S); DW = 1.250 um, gGS = 50 nm,
gDS = 20nm, and for a fully-distributed load (2-terminal switching) gGS = 50 nm
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Figure 3.16: Displacement Vs. Applied Voltage for 2 and 3 terminal WALD NEMS devices
(bow-tie profile); Dimensions: L = 5 um, Wo = 250 nm, WM = 3.5 um (S); DW = 1.250 um,
gGS = 50 nm, gDS = 20nm, and for a fully-distributed load (2-terminal switching) gGS = 50
nm
Figure 3.17: Displacement Vs. Applied Voltage for 2 and 3 terminal WALD NEMS devices
(2nd order poly-tie profile); Dimensions: L = 5 um, Wo = 250 nm, WM = 3.5 um (S);
DW = 1.250 um, gGS = 50 nm, gDS = 20nm, and for a fully-distributed load (2-terminal
switching) gGS = 50 nm
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3.3.1.2 Comparison of Displacement Vs. Applied Voltage of Each Profile
Here the curves plotted in figures 3.15-3.17 have been replotted so that each profile is
directly compared for the 3 loading cases, figures 3.18-3.20. These plots make it clear that for
similarly dimensioned geometries, for either 2 terminal, or gate actuated 3-terminal devices,
the bow-tie and 2nd order poly-tie switches have smaller actuation voltages than rectangular
switches. This is obviously because of their much higher gate-to-source over lap areas. In
figures 3.18 and 3.20 the bow-tie switches have a slightly lower pull-in voltage compared
to the 2nd order poly-tie switches for these loading cases. This is because AGS,bow−tie is
approximately 10.2% and 12.2% larger than AGS,poly−tie for the 2-terminal and gate actuated
3-terminal cases respectively.
For the drain actuated case, figure 3.19, we see that the bow-tie and rectangular
switches have the same pull-in voltage. This is because for this case the two devices have
the same actuation areas, source-to-drain gap heights, and bending moment of inertias, and
therefore same stiffness and switching response. Thus, it is demonstrated that a 3-terminal
bow-tie switch whose rectangular span overlaps an actuating electrode behaves identically to
a rectangular device of identical width. This will be further explored in the development of
WALD CNEMS inverters, chapter 5. Finally figure 3.19 shows that the pull-in voltage of the
2nd order poly-tie switch is less than that of the other two cases. This is because ADS,poly−tie
is approximately 27.1% larger than ADS,bow−tie or ADS,rect.
The pull-in voltages for the cases described are concisely summarized in table 3.1.
Table 3.1: Analytic Pull-in Voltages for Rectangular, Bow-tie, and 2nd Order 2 and 3-terminal
WALD NEMS switches
Device Profile Vpullin,2T Vpullin,DS Vpullin,GS
Rectangular 1.6759 V 0.6167 V 2.3078 V
Bow-tie 0.8660 V 0.6167 V 1.5002 V
2nd Order Poly-tie 1.0428 V 0.6519 V 1.665 V
66
Figure 3.18: Comparison of Displacement Vs. Applied Voltage for 2-terminal WALD NEMS
devices
Figure 3.19: Comparison of Displacement Vs. Applied Voltage for 3-terminal drain actuated
WALD NEMS devices
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Figure 3.20: Comparison of Displacement Vs. Applied Voltage for 3-terminal gate actuated
WALD NEMS devices
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3.4 Non-linear Dynamics of Electromechanical System Including van der
Waals Force
In the following section the effect of the van der Waals force on the non-linear system
dynamics of NEMS switches is studied in detail. The static system is first studied and
bifurcation diagrams generated. From these diagrams we find that depending on two system
parameters, α and β, which are dependent on the Hamaker constant and applied potential,
the system has either zero or two stability points. A stability analysis is then conducted
to study the nature of the stability points, and phase diagrams of the system for varying
system parameter plotted. Finally, expressions for the detachment lengths of a cantilever
and fixed-fixed switch are derived and detachment curves plotted.
3.4.1 Equations of Motion
For this analysis the NEMS switch will be modeled by a simple 1-D mass spring system
with applied electrostatic and van der Waals loads. Figure 3.21 shows the system model with
applied loads and the associated free-body diagram. Now, via Newton’s second law the sum
of the applied forces are set equal to the inertial force, equation 3.39. Expressions for each of
the the applied loads are given by equation set 3.40. In equation set 3.40 keff is the effective
spring constant of the mechanical structure considered, o the permittivity of free space, go
the initial gap height between electrodes, y the current displacement, V the applied potential,
and A132 the Hamaker constant for the system of materials, which can be calculated using
the equations derived in Appendix C.
Finer = Fk − Felect − Fvdw (3.39)
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Thus the equation of motion for a MEMS or NEMS device including the influence of




= keff (go − y)− oLw
2y2
V 2 − A132Lw
6piy3
(3.43)
To make the analysis of this system more general we need to non-dimensionalize the
equation of motion. This is accomplished by first examining the SI units of key parameters
in equation 3.43 to find the fundamental units.
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[m] = kg










[V ] = m
2kg
s3A
From this the fundamental units are identified as: kg, m, s, and A. Next by using the
Buckingham Pi theorem the following non-dimensional system parameter are constructed.
Here we note that the parameter α is a function of the Hamaker constant, and β is a function
of the applied potential. Thus α is dependent on the material system and the environment













Finally the non-dimensional system parameters are used to non-dimensionalize the









The non-dimensional equation of motion is general and equally applicable to elec-
tromechanically actuated switches for all scales where continuum assumptions are valid.
Furthermore, by studying the non-dimensionalized equation of motion we will develop a
general understanding of the system dynamics and stability and their dependence on scale.
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Thus the following static and dynamical analysis will be conducted using this form of the
equation of motion.
3.4.2 Analysis of the Static System
First we shall examine the static or quasi-static system. Therefore in equation 3.45
we set M d
2u
dτ2
= 0. We define the sum of all static forces as the function f(u, α, β), equation
3.46.





→ α + 6piu3(2− 3u)(1− u) = 0 (3.47)
Taking the first partial of f(u, α, β) with respect to u and setting it equal to 0 we have,
∂f(u, α, β)
∂u
= β − 6u2PI(1− uPI) + 2u3PI = 0 (3.48)
Next, we solve equation 3.48 for β as a function of the critical gap height uPI ,
β = 2(3u2PI − 4u3PI) (3.49)
Next, using equation 3.49 with equation 3.46 we can thus solve for α as a function of
uPI
α = 6piu3PI(3uPI − 2) (3.50)
If the contribution of the van der Waal’s force is neglected, then α = 0, and from
equations 3.49 and 3.50 we calculate the critical parameters uo = 2/3 and βo = 8/27, which
are exactly the critical parameters typically calculated for MEMS and NEMS systems when
the van der Waals force is neglected [142]. These values are boxed in figures 3.23 and 3.22.
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Now, using 2nd order perturbation theory we can solve equation 3.50, which is non-
linear, for an approximate analytic expression of the critical pull-in gap as a function of α,
given by equation 3.51. Using this equation with equation 3.49 we can approximate the
dependence of β on α, which is given by equation 3.52.








The variation of uPI with α and of β with α have been plotted in figures 3.23 and 3.22.
In the following plots the critical value α = α∗ ≈ 2 has been marked by a star. As is seen in
figure 3.22, a = α∗ is defined as the value of α at β = 0. Now, β is dependent on the applied
voltage, thus β = 0 corresponds to a zero applied potential. Thus at u(α∗) a device with
zero applied potential will snap down, thus failing due to stiction. We see from figure 3.23
that for α = α∗ this pull-in phenomena occurs at uPI ≈ 0.75go. Therefore it follows that if
van der Waals forces are large enough a device can fail prior to application of an electrostatic
load. If the van der Waals forces are significant, but not significant enough to cause failure,
the resulting static displacement may substantially lower the pull-in voltage.
3.4.3 Analysis of the Non-Linear System Dynamics
Here the analysis of the non-linear system dynamics will be accomplished by examining
bifurcation diagrams and phase plots for varying system parameters. Bifurcation diagrams
of the variation of u with β for varying values of α > α∗, and of the variation of u with α
for varying values of β > 0, have been plotted and are shown below in figures 3.24 and 3.25.
The following plots diagrams illustrate the non-linear interplay of the van der Waals force
and the electrostatic force, and will be used to aid in the proceeding stability analysis of
equilibrium points.
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Figure 3.22: Variation of dimensionless parameter β with dimensionless parameter α; α = α∗
has been starred for β(α) = 0, this is the critical value of α used for detachment analysis; β
in the absence of van der Waals force has been boxed
3.4.3.1 Stability of Equilibrium Points
To analyze the system stability and solve 3.45, we must first cast the equation which
is a second order ordinary differential equation (ODE) as a system of first order ODEs,
equation set 3.55. The stability of the system can then be studied via the Eigen values of
the Jacobian matrix, and the system of first order ODEs solved using a numerical ODE
Figure 3.23: Variation of pull-in gap uPI height with dimensionless parameter α; The critical
pull-in height in the absence of van der Waals force has been boxed, and the critical pull-in
for α = α∗ at β = 0 has been starred
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Figure 3.24: Bifurcation diagram for Displacement Vs. β for varying values of α
solver, such as the ODE45 solver found in MATLAB.





Figure 3.25: Bifurcation diagram for Displacement Vs. α for varying values of β
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It follows from application of equation 3.45 and the definitions of the defined variables
x1 and x2,
x′1 = x2




To this end we have cast the second order equation of motion as a set of first order
ODEs now dependent on variables x1 and x2, which are defined as the non-dimensional
displacement and velocity respectively.
To analyze the stability of this system we need to calculate the system Jacobian equa-
tion 3.56, and solve the characteristic equation, 3.60, for the Eigen values [26]. The Jacobian























Here we will analyze the system’s stability for the case β = 0, which corresponds to
the case where we have a zero applied bias, but the following analysis could be conducted
for any feasible system parameter. Now, for α < α∗ and β > 0 there exist 2 unique stability
points 3 u1 > uPI > u2. This statement is illustrated in the bifurcation diagram of u versus
β for varying values of α > α∗, figure 3.24. There the stability points u1 and u2 have been
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circled in green for different values of α. It is interesting to note that for the special case
α = α∗ there exists no stable points but only the critical point uPI = uo, which again has
been boxed for clarity.
For the case u1 > uPI we have from equation 3.60,
det(J − λI)λ2 = α
2piu41
− 1 < 0 (3.59)
For β = 0, α < α∗, and u1 > uPI , the stability point u1 produces a pair of purely
imaginary Eigen values,λ1 = −λ2. By definition u1 is therefore an Hopf point [26]. The Hopf
point is identified in a phase plots as a point surrounded by periodic orbits. Hopf points are
seen in figures 3.26 and 3.27,
For the case u2 < uPI we have from equation 3.60,
det(J − λI)λ2 = α
2piu42
− 1 > 0 (3.60)
For β = 0, α < α∗, and u2 < uPI , the stability point u2 produces a pair of Eigen
values, λ1 = −λ2, existing strictly in the set of real numbers. By definition u2 is therefore
an unstable saddle point [26]. The unstable saddle point marks the boundary in the phase
plane where the unstable solution set meets the stable solution set. This point can also be
identified by finding the homoclinic orbit. This special orbit is defined as the trajectory of
a dynamical system that joins an equilibrium saddle point to itself. This orbit is therefore
distinct from the periodic trajectories that are seen to orbit the Hopf point because it actually
passes through the saddle point. These orbits are seen in figures 3.26 and 3.27.
3.4.3.2 Phase Diagrams
Phase plots of the system for α = 1 and varying values of β > 0 are shown below
in figures 3.26-3.29. Several interesting features of the MEMS/NEMS system described by
this section are elucidated in these plots. The first plot is of the system for β = 0, the zero
77
applied potential case as described above. We note that a fairly large stability region exists,
depending on the initial conditions. However if the system was sufficiently excited, say by
thermally induced vibrations, it would quickly fall into the unstable region which would
result in pull-in and failure of the device. This is shown by the outer most trajectories that
surround the stable orbits of the Hopf point.
In the second plot β has been increased to a value of 0.1. This describes the application
of some potential to the system. The effect of this increase in applied potential is clearly
evident in Figure 3.27. As compared to 3.26, we see that the area of stable region has
been significantly reduced, and the area of the unstable region increased as the unstable
saddle point and the Hopf point have begun to converge. This convergence can also be seen
in bifucation diagram of u versus β. As β increases, ∆u between the equilibrium points
decreases. The decrease in the area of the stability region implies that for an even smaller
perturbation in displacement or velocity the device will become unstable, resulting in pull-in
of the device.
Finally, in figures 3.28 and 3.29 β has been increased to a value of 0.2 and 0.25 re-
spectively. In these plots we see that by further increasing the applied potential we have
effectively removed all stability points from the system. Therefore for these parameters of α
and β we would expect the device to pull-in.
For the sake of a comprehensive comparison the phase plots for α = 0 and varying
values of β > 0 are shown below. Again, The case α = 0 corresponds to a system with
negligible van der Waals interaction. In figure 3.30 β = 0, the zero bias case. Here we see
that for negligible van der Waals interaction the system is completely stable with only a
Hopf point and no saddle point as was the case for α = 1. This is to be expected because
the instability for the zero bias case can only be introduced by some external force acting
on the system, and if there is no van der Waals force there are no external forces acting on
the system.
Figures 3.31-3.32 illustrate what was observed in the preceding phase plots for α = 1
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Figure 3.26: Phase diagram of the system for α = 1 and β = 0
Figure 3.27: Phase diagram of the system for α = 1 and β = 0.1
Figure 3.28: Phase diagram of the system for α = 1 and β = 0.2
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Figure 3.29: Phase diagram of the system for α = 0 and β = 0.25
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and β ≤ 0.1. These phase plots show the evolution of the unstable region as the applied
potential is increased. First, we see that application of a bias introduces an unstable saddle
point to the phase space. Next we note that as the bias is increased, the area of the stability
region decreases as the unstable and stable regions converge. Finally, in figure 3.33 β has
been increased to a value of 0.5, and we see that the Hopf point and unstable saddle point
have been completely removed, implying that the system has become completely unstable
resulting in pull-in of the device.
3.4.4 van der Waals Detachment Length
From the preceding analyses we can calculate the detachment length of a given system.
The detachment length of a system is defined as the maximum length that a suspended and
non-biased membrane can have before the van der Waals force dominates the restoring force
of the membrane, thereby causing the membrane to collapse to the substrate. It is obvious
that for properly function MEMS/NEMS devices this scenario must be avoided. Thus the
detachment should be used as a design parameter for systems with gaps < 100 nm.





and considering the effective stiffnesses of two types of devices that have been con-












The detachment lengths are derived by evaluating equation 3.61 at α∗ ≈ 2.
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Figure 3.30: Phase diagram of the system for α = 0 and β = 0
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Figure 3.31: Phase diagram of the system for α = 0 and β = 0.1
Figure 3.32: Phase diagram of the system for α = 0 and β = 0.25
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Figure 3.33: Phase diagram of the system for α = 0 and β = 0.5
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3.4.4.1 Device: Cantilever










3.4.4.2 Device: Fixed-Fixed Beam










From equations 3.64 and 3.65 we see that the detachment length is linearly proportional
to the initial gap height, go. This is different from the relationship of detachment length to
initial gap height when the Casimir force is considered instead of the van der Waals force
[142], which is instead proportional to g
3/2
o . Detachment curves for feasible fixed-fixed and
cantilever type WALD NEMS switches are given in figure 3.34. It should be noted that
for all gap heights the detachment length of cantilever devices is less than that of fixed-
fixed devices. This makes sense because fixed-fixed structures are inherently stiffer than a
cantilever structure of the same length due to their additional support.
3.5 Tunneling Current
During pull-in characterization of the 50 nm generation of WALD switches, chapter 6
section 5.3, it was frequently observed that low levels of current < 20 nA were measured for
applied biases < 3 Volts, and that in this region the IV curves shared a striking resemblance
to IV curves used to characterize MEMS tunneling accelerometers [129, 48, 85]. Lee et al
more recently attributed the non-linear increase in measured current during characterization
of their CNT devices to tunneling behavior induced as the device is drawn towards the
actuation electrode [135]. The techniques for characterization of MEMS/ NEMS tunneling
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Figure 3.34: ldetach Vs. go for rectangular WALD NEMS systems; the detachment length
for cantilever type devices is plotted in blue; the detachment length for fixed-fixed type
devices is plotted in black; system parameters: E = 400 GPa, t = 30 nm, w = 500 nm,
A132 = 22× 10−20 m2kgs−2
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barrier heights presented in this section represent a great improvement upon those presented
elsewhere [48, 85].
3.5.1 Electron Tunneling
Tunneling current is a quantum phenomenon that results from the dualistic wave-
particle nature of matter, in this case electrons. Tunneling can be understood by considering
energy levels of electrons within our device. First we consider a particle within the tungsten
that is drawn to the surface of the device by the electric field when a voltage difference is
applied. This electron will have an associated energy, and proportional to that energy an
associated de Broglie wavelength, figure 3.35, left side of plot. Now, the gap between the
WALD bridge structure and Au actuation electrode represents an energy barrier between
the two materials. The height of the barrier corresponds to the energy required for an
electron to leave the tungsten lattice and become a free-electron, and the difference between
the potential ”height” and electrons energy is defined as the work function. Thus, the work
function is the amount of energy that must be given to an electron to free it from its material.
Solutions to Schro¨dinger’s equation, equation 3.66, yield the wave function of an elec-
tron in a given region. For example, figure 3.35 has three regions: one to the left of the
barrier (our WALD device), the barrier (the energy needed to free an electron from the
WALD), and the region to the right of the barrier (free space). Solutions to Schro¨dingers
equation are shown in the bottom plot of figure 3.35. Thus we see that within the barrier




Ψ(~r, t) = − ~
2
2m
∆Ψ(~r, t) + V (~r, t)Ψ(~r, t) (3.66)
Coupled with the wave function of the electron is the probability of the location of the
electron at any given moment – a result of the Heisenberg uncertainty principle. Classically
we do not expect an electron to penetrate the barrier; however, because the electron’s position
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Figure 3.35: (a) Model of an electron in a square energy well with a given energy; (b)
associated wave function for the electron as it approaches and tunnels through the potential
barrier [125].
is based on a probability instead of a known position, if the barrier width is sufficiently small
there will exist some probability that the electron does in fact exist across the barrier. If
this is the case, the electron is said to have tunneled through the barrier. The rate in time
at which this occurs is the tunneling current [69, 210].
3.5.2 Field Emission Curent Density
Typically the energy of and position of electrons confined to a metal are described
by solving the 1-D Schro¨dinger time-independent equation for a square potential barrier.
However in the presence of a strong electric field the potential is best represented by a
triangular barrier whose shape is dependent on the magnitude of the applied field, equation
3.67. In figure 3.36 is a qualitative illustration of two energy wells separated by a triangular
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barrier, and a square barrier – highlighted in red.
In figure 3.36 an electron with energy E approaches the potential barrier from the left.
For the energy level illustrated the triangular barrier width L is significantly less than for
the zero-biased case, which is represented by the square barrier. The slope of the triangular
potential barrier is determined by the magnitude of the electric field, thus as we see in the
figure the effect of increasing the strength of the electric field is to decrease the effective
width of the potential barrier for all energy levels. Therefore, it follows that the probability
of tunneling for an electron with energy E can be greatly increased by application of a
significantly strong electric field to the surface of a metal. This phenomenon is called field
emission and is discussed in detail in [69].
As a historical note, Gerd Binnig and Heinrich Rohrer developed the scanning tunnel-
ing microscope (STM) in 1981 while working for IBM Zurich. In brief, images are constructed
based on variations in tunneling current as a tungsten probe is scanned above the surface of
a sample. The instrument is capable of producing images with atomic level resolution
V (x) = Vo −
√
E · Ex (3.67)
The solution to the 1-D time-independent Schro¨dinger equation for a triangular barrier
will not be discussed in detail here, but if the reader is interested an excellent comprehensive
derivation of the solution is given by French and Taylor in their text An Introduction to
Quantum Phyiscs. For a triangular potential barrier the transmission coefficient, which is
the probability of an electron tunneling through the barrier, is given by equation 3.68 [69].
The transmission coefficient, and therefore tunneling current, is dependent on Ef , the work
function of the material, which is defined as the minimum energy needed to remove an
electron from a solid into vacuum, as well as
√













Figure 3.36: Energy well for field emission; In the presence of a large electric field the
potential barrier is modeled by a triangular barrier whose slope is proportional to the electric
field strength
To calculate the current density the transmission coefficient can be multiplied by the
coefficient Jo, equation 3.69. Jo has the units of current per area and is given by equation
3.70. In the equation n is the number of charge carriers per volume, q is the carrier charge,
and v is the carrier velocity.
J = JoT (3.69)
Jo = nqv (3.70)
Now, for a conductor the number of available carriers per volume, n, is dependent on
the Fermi energy, Ef , and calculated by equations 3.71-3.74 [188]. The electron density of


















For simplicity, if we consider that case where T → 0 K, the density of carriers can be












Evaluating the integral we arrive at equation 3.74, which allows us to calculate the











Next, the velocity of the electron is calculated by assuming that the electron’s kinetic
energy is equal to that of the fermi energy Ef , equation 3.75. This velocity is sometimes






By evaluating equations 3.71-3.75, the tunneling current coefficient Jo given by equa-
tion 3.70 can be calculated. To calculate the tunneling current density the only thing left to
do is evaluate equation 3.68 to calculate the transmission coefficient
3.5.3 Approximation of Electric Field Strength at Thin-Film Corners
The transmission coefficient, given by 3.68, is dependent on the magnitude of the
applied electric field. Significant tunneling typically occurs for field strengths greater than
108 V/m. If a parallel plate model is assumed, where the electric field is given by V/g, the
approximated pre-actuation electric fields for a typical MEMS/NEMS switch are not large
enough to induce the magnitude of tunneling current that has been measured and reported
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[48, 85, 129]. STM microscopes work because the STM probe is exactly 1 W atom sharp,
thus at the tip of the probe the electric field is approximately V/rW , resulting in very large
electric fields at the tip which in turn induce appreciable tunneling current for small biases.
Now, it is well known that the magnitude of electric field is greatly increased by sharp
geometric features, which implies that the electric field surrounding a biased structure having
a rectangular structure should be greatest at the corners. The field at the corners is called the
fringe field, and is largely neglected in the modeling of MEMS and NEMS electrostatically
actuated devices. Based on previously reported IV characterization of MEMS and NEMS
devices, IV characterization of various WALD devices conducted by this research effort, and
STM theory, it is hypothesized that the tunneling current measured for MEMS/NEMS de-
vices with rectangular cross-sections is induced by the electric field at the corners of the
biased structure. It is therefore the goal of this section to develop an empirical equation de-
rived from numerical experiments which adequately approximates the maximum magnitude
of an electric field acting on a biased rectangular structure.
The empirical equation will be derived by assuming that the total electric field EΣ is
the sum of a parallel plate contribution E||, and a corner contribution EC , equation 3.76.






where g is the gap height at the point of maximum deflection,
g = go − y (3.77)
In this way if the magnitude of the electric field at the corner of a biased rectangular
structure is known, the contribution to the electric field by the corner can be calculated by








Quantum theory tells us that tunneling should occur at the place where tunneling is
most probable. Therefore one would only expect tunneling to most likely occur at some region
corresponding to the location of the electric field maximum. Because the field is inversely
proportional to the separation distance between conductors, the maximum of the electric field
is expected to coincide with the point of maximum deflection of an electrostatically actuated
switch. Hence, for a fixed-fixed device the maximum of the electric field is expected to occur
at approximately x = L/2, and for a cantilever beam at x = L, where L is the beam length.
For this reason the electric field around the rest of the device can be neglected, which implies
that a 2-D model of the device geometry at the point of maximum deflection is sufficient to
study the electric field acting on a biased rectangular structure. A schematic of the of the
model geometry is illustrated in figure 3.37.
For the following study, a 2-D FEM model was developed using COMSOL Multi-
physics to solve Laplace’s equation for the potential and associated electric field resulting
from a bias applied across a conducting plane and a suspended conductor. For simplicity
the medium between the conductors was modeled using a relative electrical permittivity of
1. To accurately calculate the electric field surrounding the suspended structure, a domain
much larger than the suspended structure was meshed, with the mesh finely refined around
the structure. A voltage VGS was applied to the bottom boundary of the domain, and the
suspended structure (source) grounded. The model was biased in this way because this is
how the WALD devices developed by this work were typically biased. Finally, a zero charge
boundary condition was applied to the left, right, and top boundaries of the domain. Figure
3.38a shows a surface plot of Ey, and 3.38b shows a surface plot of Ex, with E represented
by stream lines in both figures. The plots were generated for a model having with following
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parameters: w = 500 nm, t = 128 nm, g = 250 nm, and VGS = 1 V . The white region is
the area of space occupied by suspended conductor, and as expected the maximum of the
electric field, highlighted in red, is located at the structure corners nearest to the conducting
plane across which the potential has been applied.
Figure 3.37: Illustration of a deflected fixed-fixed thin-film NEMS switch and cross-section
taken at the point of maximum deflection x = L/2
Figure 3.38: FEM calculated electric field around a rectangular conductor; (a) surface plot
of Ey; (b) surface plot of Ex; In both figures E is represented by stream lines; The electric
field maximum is found at the corners and is highlighted in red
To investigate the corner’s contribution to the electric field the thickness, gap height,
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and applied bias were varied and the electric field calculated. The maximum of the electric
field was calculated by E|| =
√
E · Emax and the parallel plate contribution extracted using
equation 3.78. This procedure was repeated for various voltages, and plots of EC versus
gap height were generated, figures 3.39a-c. The investigated geometric parameters, i.e.,
thickness, gap height and width, were all chosen to typical reflect thin-film NEMS dimensions.
Specifically, t = 32 nm was chosen because it is the thickness of WALD used as the structural
material for every device that was developed by this research effort. Finally, applied voltages
were chosen such that 0.5 ≤ VGS ≤ 3 V, which accurately represent the operating voltages
of reported NEMS devices and WALD NEMS switches developed here.
3.5.3.2 Results
In figures 3.39a-c EC has been plotted as a function of gap height for varying thicknesses
and applied potentials. For every set of plots the data were best fit by the power law, EC =
κg−β. Furthermore, because the thickness of the suspended conductor and the potential were
varied, the dependency of the power law coefficients A and B on specific model parameters
is immediately evident. Comparing figures 3.39a-c it is seen that the power coefficient β
varies with thickness, but remains constant for all applied voltages; on the other hand, the
coefficient κ varies for both thickness and applied voltage. Thus from this initial study we
know that EC is dependent on applied voltage, structure thickness, and gap gap height, and
is of the form given by equation 3.79.
EC = κ(t, V )g
−β(t) (3.79)
3.5.3.3 Study of Power Law Coefficients κ and β
The dependence of β on film-thickness has been plotted in figure 3.40 using the values
extracted from figures 3.39a-c, which are listed in table 3.2. The plot revealed a strong linear
relationship between β and thin-film thickness with R2 ≈ 0.96. The equation of the best fit
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Figure 3.39: Electric-field study: EC Vs. Gap Height; Model geometries: w = 500 nm, t =
{8, 32, 128} nm; Experiments conducted for VGS = {0.5, 1, 3} Volts (figures a, b, c)
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line is given by below by equation 3.80.
Figure 3.40: Electric-field study: β Vs. Thin-film Thickness; Model geometry: w = 500 nm,
g = 250 nm





β(t) = 2× 106t− 0.384 (3.80)
To derive an expression for the power law parameter κ it was assumed via separation
of variables that the parameter κ(t, V ) was the product of two functions α1(t) and α2(V ).
This assumption allowed κ to be studied by varying one variable at a time and plotting κ as
a function of that variable. In the plot shown in figure 3.41, κ was plotted as a function of
applied voltage for a thickness of 8, 32, and 64 nm. From this study the parameter κ was
found to be linearly dependent on the applied voltage, with R2 = {.998, 1, 1} corresponding
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to the respective thicknesses. Therefore, α2 = VGS = V , and κ(t, V ) = α1(t)V .
Figure 3.41: κ Vs. VGS; Model geometry: 500 x 32 nm, g = 250 nm
Next, the parameter α1 was derived by plotting the linear coefficients found in figure
3.41 as a function of thickness for VGS = 1 V, figure 3.42. These values are listed in table
3.3. By fitting the data from this set it was found that the parameter α1 is exponentially
dependent on the thin-film thickness, equation 3.81.
Figure 3.42: α1 Vs. Thin-film Thickness; Model geometry: w = 500 nm; VGS = 1 Volt
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α1(t) = 119, 306e
−40×106t (3.81)
Therefore, assuming separation of variables κ(t, V ) is given by equation 3.82.
κ(t, V ) = 119, 306V e−40×10
6t (3.82)
Thus far all model parameters have been considered except for the structure width. To
study any possible dependency of the electric field on width, the electric field was calculated
for varying width while holding the parameters t, g, w. and V constant. For this study the
model parameters were as follows: t = 32 nm, g = 250 nm, VGS = 1 V. The results of this
study are plotted in figure 3.43.
Figure 3.43: α1 Vs. thin-film thickness; Model geometry: w = 500 nm; VGS = 1V olt
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In figure 3.43 the maximum of the electric field is plotted as a function of width.
Also, the average of the maximum of the calculated field strength for all investigated widths
is plotted along with error bars representing ±1 standard deviation. It is seen that the
calculated electric field values are nearly constant in width, with most of the calculated
values falling within one standard deviation. The reason that some values do not fall within
1 standard deviation is most likely due to variation in mesh refinement. It is therefore
concluded that the maximum of the electric field, located at the structure corners closest to
the substrate, is independent of structure width. This implies that the maximum electric field
for a thin-film structure having any feasible piece-wise and smooth profile may be calculated
using the derived equations. In the scope of this research this means that these equations
are equally applicable to rectangular, bow-tie, and poly-tie WALD devices. Therefore, using
equations 3.80 and 3.82 with equation 3.79, EC is given by equation 3.83.




Finally, to verify the validity of the derived equations, EΣ,max was calculated for several
randomly chosen models using the FEM model and equation 3.76. It was observed that the
% difference error between the two methods was consistently around ±20%. As is often
times the case for empirical equations derived via numerical experiments, a correction factor
0 < Θ ≤ 1 which multiplies equation 3.76 has been introduced to minimize error between
FEM and analytically calculated values of EΣ,max. It was found that for Θ = 0.8 the
error between field strengths calculated via FEM, and those using equation 3.84, can be
bound between approximately ±5%. Including the correction factor Θ, the maximum of
the total electric field acting on a biased rectangular conductor, including fringe-field/corner
contributions, is therefore given by equation 3.84.
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EΣ(g, t, V )max = Θ
(
V
go − y + 119, 306V e




3.5.4 Extended Field Emission/Tunneling Current Model For MEMS/NEMS
Electrostatically Actuated Devices
For a MEMS/NEMS electrostatically actuated switch the maximum field strength,
and therefore tunneling current, can thus be approximated for any applied voltage by using
3.84 with the expression or current density, equation 3.69. For a MEMS/NEMS device the
tunneling current density is dependent on the gap height, which itself a function of applied
voltage. Unfortunately the relationship between gap height and applied bias is non-linear,
and therefore no closed-form solutions exist. The displacement of MEMS/NEMS switch for
a given voltage V can be calculated via a linear approximation such as the one given by
equation 3.85, but for a more accurate approximation the displacement should be calculated
using numerical methods, such as those presented in chapter 4. In equation 3.85 o is the
permeability of free space, A is the area over which the electrostatic load is distributed, keff






As an example, the displacement versus applied voltage for a 2-terminal WALD NEMS
switch with dimensions: 4,000 x 500 x 32 nm and go = 50 nm, calculated via equation 3.85
and the multi-physics FEM described buy chapter 4 have been plotted in figure 3.44. It is seen
that the linear approximation given by equation 3.85 overestimates the FEM displacement
for all VGS, with the maximum difference between the two somewhere near VGS ≈ 2/3Vpullin,
and this is true for all approximations regardless of geometry.
The tunneling current is calculated by multiplying the current density by the area
bounding the flux of tunneling electrons. The tip of an STM probe is electrochemically
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Figure 3.44: Displacement Vs. Applied Voltage for a 2-terminal WALD switch calculated via
equation 3.85 and FEM; Device Geometry: 4,000 x 500 x 32 nm; go = 50 nm; Vpullin = 3.4
V
etched such that it is ideally 1 W atom sharp. Thus the electric field magnitude and tunnel-
ing current probability are greatest at the tip of the probe, therefore the flux of tunneling
electrons passes through an area defined by the the tip radius. For thin-film devices with
multiple edges it is feasible that several atomic sites may have similar transmission proba-
bilities, and hence each site might contribute an appreciable amount of current to the total
tunneling current. Thus it is reasoned that the area used to to calculate the tunneling current
for a MEMS/NEMS device should be some integer multiple (γ) of the atomic radius (ra−) of
the negatively charged structure. Finally, the barrier height’s extracted when characterizing
MEMS tunneling devices are commonly an order of magnitude less than the work function of
the device material. For this reason Ef in equations 3.68-3.75 is replaced by the parameter
φ which is defined as the effective barrier height. The field emitted tunneling current for a






go−y + 119, 306V e
−40×106t (go − y)−(2×106t+0.384)
)φ3/2
(γpir2a−)(3.86)















with qe = 1.6022·10−19 C
(3.87)
3.5.4.1 Discussion
The complete model given by equations 3.86 and 3.87 is an extension of the quantum
theory of field emission that specifically considers the device physics of thin-film electrome-
chanically actuated MEMS and NEMS devices. The model has been derived starting from
the 1-D time-independent form of Schro¨dinger’s equation and extended for thin-film MEM-
S/NEMS devices via a detailed numerical study of the electric field acting on a biased and
suspended rectangular conducting structure. The tunneling current’s dependency on the
electromechanical response of the device comes from the electric field’s dependency on gap
height, and therefore the electrostatically induced displacement of the device. The elec-
tromechanical aspect of this problem can be sufficiently handled using analytic models for
pull-in as derived in section 3.2, or by means of the FEM model described by chapter 4 and
given in appendix F.
Previously measured tunneling current in MEMS/NEMS devices was characterized
using basic tunneling theory derived from the 1-D Schro¨dinger’s equation applied to a square
barrier. As such, these models neglected the quantum tunneling effects which result from
field emission. Furthermore, the theory used to characterize tunneling current was only
useful for extracting the effective barrier height, as will be seen in chapter 6 section 6.4, and
is not able to predict pre-actuation tunneling IV curves. By contrast, the model developed
here considers field emission, and electric field effects, can be used for device characterization,
and to predict pre-actuation tunneling IV curves.
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3.5.5 Theoretical Case studies
Using the developed model a theoretical case study has been conducted. For the study
two different 2-terminal WALD NEMS switches were considered. The chosen dimensions
for the WALD structure for both devices was 4,000 x 500 x 32 nm, with a gate-to-source
overlap of 100%. For one model a gate-to-source gap height of 50 nm was chosen, and for
the other a gap height of 15 nm. As a result of the different gap heights Vpullin = {3.4, 0.56}
respectively. The disparity in gap heights and associated pull-in voltages allows us to study
the dependency of tunneling current on gap height and applied voltage, which is of some
value as the critical dimensions of NEMS devices continue to decrease.
For the study, tunneling current versus applied voltage for the devices described has
been calculated for varying φ using the developed model. The tunneling current has been
caclulated for device displacements approximated using the FEM software given in appendix
F and via the linear approximation given by equation 3.85. Finally, the error between FEM
and linearly approximated tunneling current for varying φ has been studied.
3.5.5.1 Variation of φ
For MEMS tunneling devices having a similar material system to that modeled here,
an effective barrier height 0.05 ≤ φ ≤ 0.055 eV is typically extracted via STM theory
[48, 85, 129]. For this reason only values of φ in this range have been considered in the
following study. The FEM model given in appendix F was used to calculate displacement
versus applied voltage for the devices described. To calculate the pre-exponential coefficient
Jo, equation 3.69, the Fermi-energy Ef has been replaced by 0.05 ≤ φ ≤ 0.055. Results for
the 50 and 15 nm devices are given in figures 3.45 and 3.46 respectively.
For the 50 nm gap it is seen that for φ ≤ 0.9 eV the IV curves bend, becoming nearly
linear as VGS increases. However, for the 15 nm gap the IV curves remain exponential.
Work functions in this range are typical for MEMS tunneling devices operated in air with
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appreciable surface contamination, i.e., oxides, water, organic contaminants etc. [48, 85, 129,
54]. This suggests that, depending on the gate-to-source gap height, the tunneling current
mechanism of devices with appreciable contamination is dominated by the pre-exponential
coefficient Jo. For the 50 nm gap height and φ > 0.09 eV, the IV curves are exponentials
implying that the tunneling mechanism is still dominated by the transmission coefficient T,
equation 3.68. For both cases, as φ approaches the reported limit 0.55 eV, which implies an
ideal environment, material and surface, the tunneling current prior to snap-thru is negligible.
Figure 3.45: Modeled tunneling current for varying φ; Device Geometry: 4,000 x 500 x 32
nm; go = 50 nm; Vpullin = 3.4 V
3.5.5.2 FEM Vs. Linear Approximation of Displacements
The tunneling currents plotted in figures 3.45 and 3.46 were recalculated using linearly
approximated device displacements, figures 3.47 and 3.48. for all cases studied the general
IV characteristics, such as shape, are preserved. It is clear from this study that the linear
approximation over-estimates the tunneling current, which is to be expected because from
figure 3.44 we know that the approximation overestimates displacement, which directly ef-
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Figure 3.46: Modeled tunneling current for varying φ; Device Geometry: 4,000 x 500 x 32
nm; go = 15 nm; Vpullin = 0.56 V
fects the magnitude of the electric field. The error between the two methods pertaining to
the characterization of real devices is investigated in chapter 6 section 6.4.
Figure 3.47: FEM Vs. Linear approximations of modeled tunneling current for varying φ;
Device Geometry: 4,000 x 500 x 32 nm; go = 50 nm; Vpullin = 3.4 V
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Figure 3.48: FEM Vs. Linear approximations of modeled tunneling current for varying φ;
Device Geometry: 4,000 x 500 x 32 nm; go = 15 nm; Vpullin = 0.56 V
3.5.5.3 Error Between FEM and Linear Approximations for Varying φ
For both of the modeled devices the % difference between FEM and linearly approx-
imated IV curves were plotted as a function of applied voltage, figures 3.49 and 3.50. Here
it is seen that although IV curves generated by FEM and the given linear method are qual-
itatively similar, there exists a large % difference between IV curves. For both devices the
maximum percent difference approaches it’s maximum as VGS → 0 V, with % difference dis-
playing a transcendental arccosine-like dependence on applied voltage. In figures 3.49 and
3.50 it is observed that the error between methods increases linearly as φ approaches 0.55
eV, with the error appearing to become larger with decreasing gap height. However, it must
be noted that the largest errors correspond to the smallest calculated currents, typically less
than 1 nA, therefore the characterized error between FEM and linearized methods should
not detour one from applying linear approximation methods to the model developed here.
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Figure 3.49: Error between FEM and linear approximations of modeled tunneling current
for varying φ; Device Geometry: 4,000 x 500 x 32 nm; go = 50 nm; Vpullin = 3.4 V
Figure 3.50: Error between FEM and linear approximations of modeled tunneling current
for varying φ, ; Device Geometry: 4,000 x 500 x 32 nm; go = 15 nm; Vpullin = 0.56 V
Chapter 4
Computational Modeling: 2-D Multi-Physics FLFD/FEM Model for
Electromechanically Actuated NEMS Switches With Aspect Ratios < 10−2
4.1 Overview
This chapter is devoted to computational modeling of the devices specific to this the-
sis, and described in chapter 5. The chapter begins with a brief overview of the hybrid
BEM/FEM method, which has been used to model electrostatically actuated MEMS devices
since the early 1990’s [197]. The current limitations of the BEM/FEM method as applied to
devices with aspect ratios of the order of 10−3 are discussed, and a different approach, well
suited for thin-film NEMS devices, is derived and introduced. The derivation focuses specif-
ically on discretization methods of both the mechanical and electric domains, and on the
development of a faux-Lagrangian finite difference scheme used to solve Laplace’s equation
in the electric domain. Next, the implicit-explicit non-linear integration scheme used to solve
the discretized equation of motion for the coupled-mechanical domain is described in some
detail. The chapter concludes with several case studies used to validate the FEM model
and demonstrate numerical capabilities of the developed software. The case studies focus on
calculation of the electric field for 2 and 3-terminal rectangular domains, and on numerical
calculation of displacement versus applied voltage curves for WALD NEMS switches from
which pull-in voltages are extracted. Finally, via application of a van der Waals force mod-
ule, the developed mechanical model is used to generate van der Waals-based detachment
curves for various thin-film WALD structures.
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4.2 Computational Modeling in MEMS
As seen section 3.4.3, the response of MEMS/NEMS electrostatically actuated systems
is highly non-linear. Therefore, accurate non-linear mathematical modeling becomes a very
important technique for gaining physical understanding of these systems [198]. The solutions
and study of non-linear systems most always requires computational methods. Simulation of
electrostatically actuated MEMS devices has been conducted for almost two decades using
the Boundary Element Method (BEM), also known as Boundary Integral Equations (BIE),
to model the exterior electric field coupled with the finite element method (FEM) to model
mechanical deformation of the structure [75, 15].
The need for a CAD system specific to MEMS was first identified at Transducers
’87 by Stephen Senturia et al [197]. The CAD tool developed was called MEMCAD. The
early goal of the first MEMS CAD programs was to assist the engineering at all levels of the
product development. Thus the focus was on developing a CAD system capable of simulating
process design, device design, and integrated circuit analysis– this CAD methodology is still
employed by Coventor.
From 1987 to 1992 several groups were active in the early development of MEMS-
specific CAD programs. Koppelman worked on the OYSTER program, which concen-
trated on creating a 3-D solid geometric model from an integrated-circuit process description
and mask data. Buser, Koide, and Sequin focused on 3-D geometric modeling specific to
anisotropically etched silicon structures. And Cary and Zhang concentrated on developing
an overall user interface to access different modules for simulating the mechanical behavior
of specific structures, such as diaphragms [197].
In 1992 Stephen Senturia wrote that if FEM based methods were used to approximate
exterior quantities (exterior to the mechanical domain), such as the electric field, then an
exterior volume mesh would be required. And while meshes for interior domains are readily
generated, the same was not true for exterior meshes. Furthermore, if a user were willing to
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generate an exterior mesh a large number of nodes would be needed and thus the resulting
system of equations would be computationally expensive [197]. As an alternative Senturia et
al. developed a specialized BEM and mixed finite-element/boundary-element methods for
the MIT MEM CAD system.
4.2.1 The Mixed FEM/BEM Method
Conventionally, the FEM is used to model the mechanical domain and the BEM to
model the electrostatic domain and compute surface charge densities. This requires that
the mechanical domain be discretized into nodes and elements. A finite element analysis
is performed by applying the electrostatic pressure as a Neumann boundary condition of
the mechanical domain. Deformations are computed and the geometry of the mechanical
structure updated. Next, an electrostatic analysis is performed on the updated geometry by
discretizing the surface of the conductor into boundary elements. The BEM is then used to
compute the surface charge density of each boundary element. Once the elemental charges
are known, the elemental electrostatic pressures can be calculated and reapplied to the
mechanical domain, and the mechanical and electrostatic analysis repeated. The procedure
described is a sequentially-coupled multi-physics approach, and the analysis is considered to
be quasi-static.
The typical method for the coupled-domain analysis used by the dominant commer-
cial packages, namely ANSYS and Coventor, require mesh generation, mesh compatibility,
re-meshing, and interpolation of solutions between domains. Mesh generation can be costly
for complex geometries, and severe mesh distortion can occur for large deformations. These
distortions can lead to non-invertible stiffness matrices, and in turn unsolvable systems. In
the model presented, contact boundaries are not considered, and the simulation is termi-
nated following the snap-thru phenomenon. Because devices subjected to distributed loads
typically snap-thru at displacements of ≈ 40− 45% of the initial gap height, and the devices
considered by this work have gap heights < 100 nm with lengths of a couple of microns, the
111
ratio of displacement to device length is of the order of 10−3. Thus, for devices considered
here, mesh distortions are of no concern.
One major hurdle of the coupled FEM/BEM approach is that often times the boundary
elements do not match with the finite element mesh. This can be overcome by matching
the finite element nodes on the surface of the mechanical domain to the boundary element
nodes on the boundary of the electrostatic domain. However this method can quickly become
computationally costly if either domain requires refinement. In the case that the FEM/BEM
meshes are not matched an interpolation scheme must be developed to map the elemental
charge densities/electrostatic pressures calculated by the BEM to the FEM mesh of the
mechanical domain. If care is not taken these interpolation techniques can quickly become
awkward and lead to significant errors [138].
Certain boundary equation integrals (BEIs) require special care for regions with ex-
tremely small aspect ratios. For mechanical domain this implies thin plates/shells, and for
the electrostatic domain this implies gaps between conductors that are much smaller than the
length of the domain. The usual BEMs deal with weakly singular, and nearly weakly singular
integrals, but for domains having small aspect ratios the integrals considered are typically
nearly weakly, nearly strongly, weakly, and strongly singular integrals [15]. The numerical
computation of these integrals requires highly specialized, computationally expensive, and
often complex integration schemes.
4.3 Euler-Lagrange FE Formulation of the Mechanical Domain
The discretized governing equation of motion for the mechanical domain is derived here.
There are several approaches commonly used in derivation and discretization of governing
equations, such as transforming governing partial differential equations (PDEs), which are
said to be in the strong form, to the weak form where they are readily discretized [18].
Here an Euler-Lagrange approach stemming from variational calculus is used to derive the
governing PDE, which is subsequently discretized.
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First, the Lagrangian is derived for a mechanical system considering only conservative
energies. The Lagrangian is defined as the difference between kinetic and potential energy,
equation 4.1, [151]. As was discussed in chapter 3, the conservative volumetric potential
energy is given by the shaded region highlighting the linear-elastic regime of the stress-
strain curve in figure 4.1. Hence the total potential energy is described mathematically by
equation 4.2. The kinetic energy is given by equation 4.3, and is dependent on the system’s
momentum, ψ˙.













It follows from equations 4.2 and 4.3 that the Lagrangian is of the form,
L(ψ, ψ˙) (4.4)
In the field of variational calculus it was shown by Euler that for equations of this
form, solutions to equation 4.5 minimize equation 4.6, [151]. Equation 4.5 is called the
Euler-lagrange equation of motion, and for the described Lagrangian it is the governing













Ldt = 0 (4.6)
Next, the energy terms need to be discretized so that the FEM formulation of equa-
tion 4.5 can be constructed. Discretization is achieved by use of shape functions. Shape
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Figure 4.1: General σ −  curve for metal. The strain energy for a material stressed in the
elastic-regime is shaded.
functions are interpolating functions used to approximate quantities of interest at locations
not corresponding to nodal points. Shape functions are thoroughly described in any FEM or
BEM book and thus will not be described further here. For more information on this topic
the reader is directed to references [146, 18]. The displacement field is discretized by some
set of shape functions, N, which are independent of time, equation 4.7.
ψ = Nu (4.7)
Because the shape functions are independent of time the first derivative of ψ with
respect to time – velocity – is interpolated by the same shape functions used to approximate
displacement, equation 4.8. Therefore, the kinetic energy is discretized using some adequate
set of shape functions N by substituting equation 4.8 into equation 4.3, which leads to
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equation 4.9.








From equation 4.9 the elemental mass matrix is defined by equation 6.3. By substi-
tuting this definition back into equation 4.9 we an write the elemental kinetic energy in a










The potential energy can be discretized by similar considerations. The potential energy
is calculated via the contraction of the stress and strain tensors. Strain is computed via
partials of the displacement field with respect to space. In 2-dimensions strain is given by
equation 4.12, a similar but slightly more complex equation represents the 3-dimensional
stress tensor. Now, the shape functions may be time invariant, but they are dependent on
space, thus the computation of the strain using a discretized displacement field leads to
equation 4.13. Here the strain field is interpolated by the differential operator B, which is a












 = Bu (4.13)
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In mechanics stress and strain are related by constitutive models which are functions
of specific material properties. A discretized constitutive relationship between stress and
stain for a homogenous, linear isotropic material is given equation 4.14, [146, 18].
σ = D
=⇒ σ = DBu
(4.14)
Therefore, by applying the constitutive equation to equation 4.2, the elemental po-
tential energy can be written in terms of displacement, the differential operator, and the
constitutive matrix, equation 4.15. The elemental stiffness matrix is defined in equation



















Finally, substituting the expressions for discretized elemental potential and kinetic
energies, equations 4.11 and 4.17, into the Euler-Lagrange equation of motion, equation 4.5,
we arrive at the discretized equation of motion for the mechanical system, equation 4.18.
L = T − U




































(Mu˙) + Ku = fapplied
=⇒Mu¨+ Ku = fapplied
(4.18)
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The equation of motion developed here is general, in that it is equally applicable for
1,2 or 3-dimensional problems. To complete the model one needs simply to pick shape
functions/elements and constitutive laws appropriate to the dimensionality/complexity of
the intended problem. The software developed in this chapter, and given by appendix F, is a
2-dimensional model, and uses linear plane stress elements and associated constitutive laws
to approximate the mechanical domain. More information about these specific elements and
constitutive laws can be found in [146, 18].
The computational model developed by this research investigates mechanical loading
by electrostatic forces only. The calculation of these forces is rather simple, but requires
knowledge of the electric field at the boundary of the mechanical and electric domains. The
derivation of the electric field solver developed for this purpose is focus of the next 2 sections.
4.4 Formulation of the Faux-Lagrangian Finite Difference Solver for appli-
cation to Electrostatics/Potential Problems
In the preceding section the equation of motion for the mechanical domain of the multi-
physics model was derived using an Euler-Lagrange formulation. At this point we know the
PDE governing the motion of a mechanical system subjected to some load, but as of yet,
we do not know how to calculate that load. Specifically, the systems considered by this
work are electrostatically actuated MEMS and NEMS switches having aspect ratios < 10−2.
Thus the loads applied to the mechanical solution are electrostatic forces which result from
charge distributions. In the following two sections modeling of the electrostatic-domain and
the derivation of a faux-Lagrangian finite-difference solver for potential problems will be
discussed in detail.
4.4.1 Governing Equations
Maxwell’s equations are a set of partial differential equations (PDEs) that describe
how the electric and magnetic, B, fields relate to their sources, namely, charge density, ρ,
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and current density, J. These equations are the foundation of classical electrodynamics. A
good introduction to electrodynamics is Griffith’s book aptly titled,”Introduction to Elec-
trodynamics.” In their differential form, Maxwell’s equations are given by,
∇ · E = ρ
o
(4.19)
∇ ·B = 0 (4.20)
∇× E = −∂B
∂t
(4.21)
∇×B = µoJ + µoo∂E
∂t
(4.22)
The electrostatic force can be derived from the Lorentz Force Law [80] and is given by
the simple expression,
F elect. = q(E + v ×B) (4.23)
For the model developed here we will assume that the system is quasi-static, that there
are no magnetic materials, and that there are no bound charges. Thus to solve for the E-field
we only need to consider the first and third equation in the set of Maxwell’s equations given
above. In electrodynamics these equations are known as Gauss’ Law, (mathematically it is
Poisson’s equation), and Faraday’s law. From our assumptions these equations reduce to,
∇ · E = 0 (4.24)
∇× E = 0 (4.25)
For our stated assumptions the Lorentz force law reduces to,
Felect = qE (4.26)
Therefore, to calculate the electrostatic load we will need to calculate the charge distri-
bution, q, at the boundary of the mechanical domain, and the the electric field, E, between
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the deformable source and fixed actuating electrode/s. The charge distribution is easily
approximated, so we will first turn our attention to the E-field.
Now, any vector field whose curl is 0 can be given by gradient of a scalar potential
[128], and via application of Stoke’s equation it can be shown for our assumptions that the
electric field is the negative of the gradient of a scalar potential, called the electric potential,
equation 4.27.
E = −∇Φ (4.27)
Substituting this equation into Gauss’ Law, equation 4.24, we have,
∇ · (∇Φ) = 0 (4.28)
which is by definition Laplace’s equation, 4.29
∆Φ = 0 (4.29)









Therefore we can calculate the electric field by first solving the much easier scalar
potential Laplace’s equation.
4.4.2 The Faux-Lagrangian Finite Difference Scheme
The electrostatic domain will be represented by a faux-Lagrangian (FL) mesh. In this
way, field points in the mesh can be generated and easily tracked through out the analysis.
Typically the potential problem is solved using the BEM method, which becomes increasingly
difficult and requires specialized integration schemes for low aspect ratio domains [15]. Here
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Laplace’s equation will be solved using a novel finite difference based scheme adaptive to
quasi-statically deforming domains.
The nodal points of the FL electrostatic mesh are used for nothing more than their
coordinates in Cartesian and Row-Column space. In the method presented, information
about each node, i.e., it’s Cartesian coordinates, nearest neighbor distance, electric potential,
and eventually electric field, are stored as an element in a matrix. A node’s information is
mapped to various matrices via a one-to-one transformation based on the the node’s location
in the FL mesh, figure 4.2. In this way a finite-element construction can be used to aid in the
solution of a finite difference problem. The utility of this method will become apparent when
considering the coupled domain deformation of the electrostatic and mechanical domains.
Figure 4.2: Mapping of the FL mesh to some matrix A; nodal information for some node k
of the FL mesh is mapped to its geometrically equivalent location in a the equivalent A, via
homeomorphic transformation T
4.4.2.1 1st and 2nd Order Finite Difference Methods
The electrostatic domain is represented by a 2-D model. Because domain is 2-D, it is
finite and bounded. Because the domain is bounded, the solution of Laplace’s equation will
require the use of 3 different finite difference schemes: backward, forward and central. The
1st order schemes for a continuous function are derived from the fundamental definition of a
derivative, and given by equation set 4.33.
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f ′(x)B ≈ f(x)−f(x−∆x)∆x
f ′(x)F ≈ f(x+∆x)−f(x)∆x
f ′(x)C ≈ f(x+∆x/2)−f(x−∆x/2)∆x
(4.31)
The 2nd order schemes are derived by application of the definition of the derivative to
the 1st order schemes.
f ′′(x)B ≈ f(x)−2f(x−∆x)+f(x−2∆x)∆x2
f ′′(x)F ≈ f(x+2∆x)−2f(x+∆x)+f(x)∆x2
f ′′(x)C ≈ f(x+∆x)−2f(x)+f(x−∆x)∆x2
(4.32)
Because only a discrete number of points in the electrostatic domain are considered,
the finite difference schemes need to be modified. The discretized forms of these equations
are given by equations 4.33 and 4.34.
f ′iB ≈ f
i+1−f i
∆x
f ′iF ≈ f
i+1−f i
∆x




f ′′i B ≈ f
i−2f i−1+f i−2
∆x2
f ′′i F ≈ f
i+2−2f i+1+f i
∆x2




Extending the discretized 2nd order schemes to 2-D and substituting them into equation
4.29, we have the following three different finite difference representations for Laplace’s
equation.
4.4.2.2 The backward difference formulation
∆Φ(i,j)B =
Φ(i,j) − 2Φ(i,j−1) + Φ(i,j−2)
∆x2
+




4.4.2.3 The forward difference formulation
∆Φ(i,j)Φ =
Φ(i,j+2) − 2Φ(i,j+1) + Φ(i,j)
∆x2
+
Φ(i+2,j) − 2Φ(i+1,j) + Φ(i,j)
∆y2
= 0 (4.36)
4.4.2.4 The central difference formulation
∆Φ(i,j)C =
Φ(i,j+1) − 2Φ(i,j) + Φ(i,j−1)
∆x2
+
Φ(i+1,j) − 2Φ(i,j) + Φ(i−1,j)
∆y2
= 0 (4.37)
In the case of an undeformed, and/or ungraduated-mesh, as shown in figure 4.3, the
spacing between nearest neighbors is equal in x and y, equation 4.41.
Figure 4.3: FL nodal Nearest neighbor distances for an undeformed mesh
∆x(i,j)F = ∆x(i,j)B = ∆x(i,j)
∆y(i,j)F = ∆y(i,j)B = ∆y(i,j)
(4.38)
However, for a deformed/graduated mesh, as shown in figure 4.4, the spacing between
nearest neighbors is not generally equal in the x or y directions, equation 4.39.
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To overcome this, we replace ∆x and ∆y in equations 4.35-4.37, with average radial








The definitions of ∆rxB, ∆rxF , ∆ryB, and ∆ryF for an interior node (a node with
coordination number 4), are given below, and illustrated in figure 4.5. From these definitions
the average-radial distance for boundary nodes and corner nodes follows, equations 4.42-4.45
for boundary nodes, and equations 4.46-4.49, illustrated in figure 4.6.
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(x(i+1,j) − x(i,j))2 + (y(i+1,j) − y(i,j))2
(4.41)
4.4.3 Average Radial Distances for Special Boundaries










































All of the necessary frame-work has now been developed to solve Laplace’s equation
using the developed FL finite-difference scheme for quasi-statically deformed, low aspect-
aspect ratio, domains. To complete the derivation of the method, we replace ∆x and ∆y




























Figure 4.6: Rectangular boundary illustrating boundary and corner cases for calculating
average radial distances to nodal nearest neighbors
4.4.4 Application of Boundary Conditions
There are two possible boundary conditions for Laplace’s equation, namely, Dirchlet
and Neumann boundary conditions. A Dirchlet BC means that a potential is prescribed
on a boundary. The application of these conditions is the most simple and requires only
that boundary nodes be set equivalent to the prescribed potential. The second kind of
condition, the Neumann BC, means that the constraint is in regard to the flux through a
boundary. The devices developed in chapter 5 are fabricated in such a way that some of
boundary edges of the electrostatic domain are dielectrics, which implies that no potential
can be applied to those boundaries. The Neumann BC applied to these oxide boundaries is
most simply stated by equation 4.51. The BC states that the flux-normal to the boundary
is exactly 0. For the electric potential this means that there is no electric field normal to an
oxide boundary. A simple rectangular electrostatic domain is illustrated in figure 4.7. The
figure shows two conducting boundaries with a potential applied across them, depicted by
illustrating the resulting charge accumulation (Dirchlet), and two oxide boundaries with the




= ∇Φ · n = 0 (4.51)
Figure 4.7: Illustration of a simple rectangular electrostatic domain with Robin boundary
conditions
The fabrication processes developed by this research results in devices whose elec-
trostatic domains can be approximated best by rectangular shapes. This means that the
boundaries will always be parallel to either the x- or y cartesian coordinate frame, thus
the Neumann BC can be directly applied to Laplace’s equation, resulting in equations 4.53
and 4.54, the solutions to Laplace’s equation on electrostatic domain boundaries adjacent to
dielectrics.
4.4.5 Solutions to Laplace’s Equation on Dielectric Boundaries
For dielectric boundaries described by n = ±1, 0, equation 4.51 is,













It follows that application of the Neumann BC to 4.37 yields the solution to Laplace’s


















Vs. to boundaries described by n = {0,±1} yields the following solution to Laplace’s

















The preceding derivation allows us to solve Laplace’s equation in deformable, low-
aspect ratio electrostatic domains. Following an initial guess of the potential field, the solver
is iterated until convergence criteria are satisfied. Once the Electric potential at each node
is known, the electric field at each node can be quickly calculated using equation 4.27. This
can be accomplished using the 1st order finite difference schemes derived above, equation
4.33. Care needs to be taken to ensure that the proper scheme, i.e. backward, forward or
central, is used. The gradient method is not discussed in detail, but MatLab code for it’s
implementation is provided in Appendix F.
4.5 Calculation of Electrostatic Loads
Once the electric field has been calculated for each nodal point, the electrostatic force
applied to the mechanical domain is calculated using equation 4.55, which is the discretized
form of the simplified Lorentz force law. To calculate the nodal charge distribution, qj,
required for the calculation, each element of the mechanical domain, corresponding to the
mechanical/electric domain interface, is approximated to be a parallel plate capacitor, and
the elemental charge first computed.
Fj = qjEj (4.55)
The elemental charge is approximated by equation 4.56, and the capacitance by equa-
128
tion 4.57. Because the devices considered by this FEM model have g:L ratios on the order
of 10−3, the ratio of displacement to length prior to snap-thru is of the same order. For this
reason very little curvature is experienced by the beam prior to snap through, which implies
that each element experiences negligible rotation, and the use of a parallel plate approxima-
tion is justified. In figure 4.8 a diagram illustrating parallel plate capacitance discretization








go − u˜i (4.57)









2go − (uj+1 + uj) (4.59)
The total capacitance of the device is calculated by approximating the structure as
being composed of elemental capacitors in parallel. Thus, the total capacitance is simply
the sum of elemental capacitances, equation 4.60. In the equation N is the total number of





Once the the elemental capacitance has been calculated, for element i, the elemental
charge is calculated using equation 4.56 and then distributed to the elemental nodes via
equation 4.61. In this way the elemental charge is distributed to the mesh nodes. In FEM
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Figure 4.8: Diagram illustrating parallel plate capacitance discretization parameter defini-
tions; elemental indices are indexed by i, and nodal indices are indexed by j
and BEM, this is a standard practice; scalar values are calculated at elemental centers, and







Finally, the electrostatic force at each node of the mechanical domain is calculated using
equation 4.55. The process is repeated for each element of the mechanical corresponding to
the mechanical/electric domain interface to construct the total surface load vector Felect. The
surface load vector is then passed to the mechanical solver where the nodal displacements,
velocities, and accelerations of the mechanical domain are updated/calculated.
4.6 Non-linear (NL) Integration scheme
Because of the applied electrostatic load, the discretized equation of motion describing
the system dynamics is non-linear. Therefore, to solve the NL equation of motion, equation
4.18, a non-linear time integration scheme is required. For this task the NL Newmark
scheme has been chosen and implemented in the developed software, appendix F. The
scheme is implicit-explicit, which means that time integration is accomplished using predicted
information about future system quantities, i.e, displacement, velocity and acceleration, as
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well as known information from the previous time step. The two key components of the
scheme are briefly described by the following two sections.
4.6.1 Newmark’s β Equations: Implicit-Explicit Time integration
The Newmark β equations, as they are called, were first introduced in 1978 by Hughes
and Liu [96]. The method is an implicit-explicit scheme based on predictor and corrector
equations for displacement, velocity and acceleration of a mechanical system, equations 4.62-
4.63. The given system of equations, composed of the set of predictors and correctors, is
indeterminate, because there are five unknowns, but only four equations. Therefore, to solve
the system of equations, a fifth equation which relates the acceleration to the difference
between the corrected displacement and the predicted displacement is introduced, equation
4.64.
predictors:
u˜n+1 = un + ∆tvn + ∆t2(1/2− β)an
v˜n+1 = vn + ∆t(1− γ)an
(4.62)
correctors:
un+1 = u˜n+1 + β∆t2an






un+1 − u˜n+1) (4.64)
The given predictor/corrector equations are functions of the parameters γ and β. A
physical analogy for the parameter γ is given in Belytschko’s book on the NL FEM [18].
Gamma can be thought of as artificial viscosity. This implies that, depending on the value
chosen for γ, a degree of ”damping” can be introduced into the integration scheme. Just as an
over damped mechanical system tends to quickly kill oscillations, this numerical ”damping”
parameter can be used to suppress noise in the solution. It should be noted that for γ = 1/2
no damping is added to the integration scheme. The parameter β acts as a shift/switch,
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or better yet, a weighting parameter between different integration schemes. For example,
a value of 0 results in the explicit central difference method being used for the integration
scheme, but a value of 1/4 shifts the integration scheme to the trapezoidal rule.
It has been reported that the Newmark method is unconditionally stable for 1/4 ≤
γ/2 ≤ β C.8. Therefore, for all numerical simulations conducted in this research I have
chosen to set the integrations parameter as follows: β = 1/4 and γ. This implies that the
integration scheme employed is undamped, unconditionally stable, and shifted to the the
trapezoidal rule. If desired, the integration scheme used by the developed software can be
easily changed because the parameters γ and β are programmed as input options in the
MATLAB m-file MultiPhysicsFEM V1.m, which is the first routine given in appendix F.
4.6.2 NL Newmark Integration Scheme : Newton’s Method with Newmark’s
β equations
In order to construct the scheme we first apply equation 4.64 to system residual given
by equation 4.65, where sD = 0/1 depending on whether the modeled system is dynamic or
static. Initial conditions must be chosen at t = to, and for most simulations the following
initial conditions are appropriate: uo = u˜
n+1 and an+1o = 0.





un+1 − u˜n+1)+ fint − fext (4.65)
To implement the integration scheme the effective tangential stiffness matrix must be
calculated. In literature the effective tangential stiffness matrix is sometimes referred to as
the system Jacobian matrix. The effective tangential stiffness matrix is derived via a Taylor
series expansion of the residual R about some point uk, equation set 4.66. A graphical
interpretation of the tangential stiffness matrix and it’s role in Newton’s method illustrated







=⇒ R(uk) +KT∆u = 0
u = un+1 − u˜n+1
∆u = uk+1 − uk
(4.66)
Figure 4.9: Diagram illustrating the tangential stiffness matrix and it’s role in Newton’s
method
It follows from equation 4.66 that the tangential stiffness matrix of the system is
calculated by taking the first partial of the system residual with respect to displacement,
equation 4.67. With equation 4.65 we can easily solve for ∆u, which is the parameter needed











M +K∆u = uk+1 − uk (4.67)
∆u = −K−1T R(uk, tn+1) (4.68)
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Finally, the formulas used to update displacements, velocities, and accelerations are
given by equation set 4.69. The formulas include a relaxation parameter ΘNM , where 0 <
ΘNM ≤ 1. For implementation of the developed multi-physics model a value of ΘNM = 0.85−
1 was chosen, which is consistent with reported relaxation parameters used in electrostatic
simulations.
un+1 = dn + ΘNMu (4.69)








4.7 Verification of Developed FEM Model: Test Cases/Results
The developed model has been validated by comparing the numerically and analytically
computed solutions of several different test cases of increasing complexity. Specifically, nodal
electric field values calculated using the faux-Lagrange finite difference (FLFD) method are
compared to analytically calculated electric fields values. After the accuracy of FLFD electric
field solver was verified, the switching behavior of several theoretical WALD NEMS switches
were simulated. From these simulations, the fully-coupled electromechanical model has been
validated by comparing the FEM calculated pull-in voltages of a 2-terminal WALD switch,
3-terminal WLD switch, and 3-terminal WALD bow-tie switch to pull-in voltages calculated
using the analytic model developed in chapter 3 sections 3.2-3.3. Finally, detachment curves
have been generated using a van der Waals force module and compared to those derived
analytically in chapter 3 section 3.4.3.
4.7.1 Verification of The Electric Field
The numerical electric field solver was first verified by modeling a 2-terminal parallel
plate capacitor. This case is the most simple and was used as a check of the software
before the FLFD code was extended for 3-terminal capabilities. The device modeled has the
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dimensions: L = 1 um, and g = 1 um. A potential of 10 V was applied between the plates.
Results of the simulation are shown in figure 4.10, and summarized in table 4.1.
Figure 4.10: 2-Terminal FEM Electrostatic Solution: Electric field magnitude normal to the
drain and source is 10 V/um
The 3-terminal FLFD solver was validated by modeling a 3-terminal device for two
different cases. The first case considers only a potential applied between the gate and source.
Theoretically it is expected that the electric field between the gate and source should be
equal to V/gGS. For this gate-actuated case VGS = 0.3 V. For the second case, a voltage
was applied to both the drain and source boundary while the gate boundary was grounded.
In order make the results more interesting, and to validate the FLFD scheme using a more
complicated biasing case, 0.3 volts were applied to both the drain and source boundaries.
For this case the potential between the drain and source should be 0 V, therefore if the model
works no electric field should be calculated in this region. For both models the following
dimensions were used: L = 4 um, DW = 0.25 um, GW = 1.875 um, gDS = 20 nm, and
gGS = 50 nm. Simulation results are shown in figures 4.11 and 4.12, and summarized in
table 4.1.
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Figure 4.11: 3-Terminal FEM Electrostatic Solution: Electric field magnitude normal to the
gate and source is 6 V/um
Figure 4.12: 3-Terminal FEM electrostatic solution with VDD = VDS: Electric field mag-
nitude between gate and drain is ≈ 0 V/um, which agrees with theory because ∆VDS =
VDS − VDD = 0 V
4.7.1.1 Electric field Simulation Results
Table 4.1 lists and compares the results from the electric field simulations to theo-
retically expected results for the electric field between undeformed parallel plates. For all
cases the FLFD results are identical to electric fields calculated analytically using equation
4.72. In the table FLFD calculated electric fields are listed as vectors, and the analytically
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calculated electric fields as scalars. This is because the simple 1-D analytic equation given
assumes the transverse component of the electric field to be zero. Furthermore, the analytic
equation only gives the magnitude of the field in the direction normal to the plates, not it’s
direction. Theoretically the electric field flows from negative charges to positive charges,





Table 4.1: Comparison of FEM and Analytically Calculated Electric Field Values
Test Case FLFD [V/um] Analytic [V/um] % Difference
2-terminal [0, -10] 10 0
3-terminal, VGS = 0.3 V [0, -6] 6 0
3-terminal VD = VDD = 0.3 V [4.59×10−8, -1.38×10−14] 0 ≈ 0
4.7.2 Pull-in of Thin-film Electrostatically Actuated Fixed-fixed NEMS
Switches with g : l on the order of 10−3
In the following simulations all modeled device dimensions were chosen to correspond
to length scales feasibly fabricated using the WALD fabrication processes developed by this
research effort, and described in chapter 5. For all simulations the material properties of bulk
tungsten have been used. Furthermore, because the magnitude of thin-film stress (through-
gradient and tensile) in fabricated WALD devices is unknown, the following simulations
assume a zero initial stress state in the mechanical domain.
4.7.2.1 A 2-terminal Fixed-Fixed WALD NEMS Switch
For the first test case the switching behavior of a 2-terminal fixed-fixed WALD switch
was simulated. Just as for the verification of the FLFD electric field solver, a 2-terminal
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device represents the most simple and comparable test case. The dimensions of the sim-
ulated 2-terminal device are: 4,000 x 500 x 32 nm (S), gGS = 50 nm. The displacement
versus applied voltage curve generated by the software is shown in figure 4.13, and results
summarized in table 4.2.
4.7.2.2 A 3-terminal Fixed-Fixed WALD NEMS Switch
Next, the switching behavior of a 3-terminal fixed-fixed WALD switch with constant
width was simulated. Two simulations corresponding to gate actuation, and drain actuation
were conducted. Compared to the 2-terminal case, this case is a significant leap in device,
as well as in simulation, complexity. The dimensions of the simulated 2-terminal device are:
4,000 x 500 x 32 nm (S), DW = 250 nm, GW = 1.875 um (x2), gDS = 20 nm, and gGS = 50
nm. The displacement versus applied voltage curves generated by the software for drain and
gate actuation are shown in figures 4.14 and 4.15; results are summarized in table 4.2.
4.7.2.3 A 3-terminal Fixed-Fixed WALD NEMS Bow-tie Switch
For the last test case the switching behavior of a 3-terminal fixed-fixed WALD bow-tie
switch was simulated. As before the pull-in behavior of the device was simulated for both
drain and gate actuation scenarios. This model is the most complicated test case that can
be compared to analytic results. The dimensions of the simulated 2-terminal device are:
L = 4, 000 nm, WM = 3.5 um, Wo = 0.25 nm, t = 32 nm, DW = 250 nm, GW = 1.875
um (x2), gDS = 20 nm, and gGS = 50 nm. The displacement versus applied voltage curves
generated by the software for drain and gate actuation are shown in figures 4.16 and 4.17;
results are summarized in table 4.2.
4.7.2.4 Electromechanically Actuated WALD NEMS Simulation Results
There is a large disparity between FEM and analytically calculated pull-in voltages.
For all cases considered the pull-in voltages calculated using the developed numerical model
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Table 4.2: Comparison of FEM and Analytically Calculated Pull-in Voltages
Case FEM [V] Analytic [V] % Difference
2-terminal 1.68 1.22 37
3-terminal constant width (D) 2.88 1.88 53
3-terminal constant width (G) 3.24 2.8 15
3-terminal bow-tie (D) 2.9 1.86 55
3-terminal bow-tie (G) 1.48 1.83 19
Table 4.3: FEM and Analytically Calculated Critical Displacements
Case FEM [nm/ gcr/go] Analytic [nm / gcr/go]
2-terminal 11.6/ 38.7 10/ 33.3
3-terminal constant width (D) 8.1/ 40.5 6.667/ 33.3
3-terminal constant width (G) 21.8/ 43.6 16.667/ 33.3
3-terminal bow-tie (D) 8.6/ 43.0 6.667/ 33.3
3-terminal bow-tie (G) 21.8/ 43.6 16.667/ 33.3
are larger than those calculated using the 1-D lumped mass analytic models developed in
chapter 3, sections 3.2-3.3. The pull-in voltages extracted from each pull-in simulation are
listed and compared to corresponding pull-in voltages calculated using the developed analytic
models in table 4.2.
For argument’s sake, the displacement at pull-in, gcr, and gcr/go calculated via FEM
and analytic equations for each test case, are listed in table 4.3. It is seen that for the
FEM model, which considers charge and associated load distribution, critical displacements
are on average 41.2 ± 1.93% of the initial gap height for each geometry considered, while
this value is exactly 33.333 % for analytic solutions derived from 1-D lumped mass models.
The displacements calculate via FEM agree well with critical displacements calculated from
distributed load models, as well as experimentally measured displacements, which have been
reported to be anywhere from 40-60 % of the initial gap height. One would therefore expect
an increase in pull-in voltage to achieve the increased displacement prior to pull-in.
Finally, the lumped mass model neglects actual structure deformation, thus all elec-
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trostatic loads are applied to a flat plate. In actuality the the electrostatically deformed
thin film structure results in a non-zero electric field component in the i-direction, which
subsequently reduces the total downward load on the mechanical structure. Because of the
symmetric displacement profile of an electrostatically deforming structure, the induced load
in the i-direction places the structure in tension, resulting in some degree of electrostatic
stiffening. Furthermore, the pull-in voltages calculated for 3-terminal devices using this
model more closely approximate experimentally characterized pull-in voltages for fabricated
devices reported in chapter 6. For these reasons although the simulated pull-in voltages are
upward of 50% larger than analytically calculated values, the developed model is consid-
ered to accurately approximate the switching behavior of thin-film electrostatically actuated
devices with functional gap to length ratios on the order of 10−3.
4.7.3 FEM Generated Detachment Curves
In chapter 3 section 3.4.3 detachment curves for fixed-fixed and cantilever beams were
analytically derived for a system subject to substantial van der Waals interaction. It was
shown that the maximum length a beam can have before the van der Waals interaction causes
it to collapse and stick to the substrate is linearly dependent on the minimum possible gap
height. The equations were derived from a 1-D mass-spring system and are applicable only
to MEMS/NEMS devices having rectangular structures of constant width and gap height.
To demonstrate the utility of the developed FEM code, the detachment curves have been
generated numerically using a specially coded van der Waals force module which is given in
appendix G.
The elemental van der Waals loads are calculated from the discretized form of equation
C.1, given by 4.73. The variables in equation 4.73 have been previously defined in figure
4.8. Just as with applied electrostatic loads, the elemental van der Waals loads must be
distributed to the elemental nodes, and this is accomplished via equation 4.74
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Using the van der Waals module detachment curves for a 2-terminal fixed-fixed WALD
structure of constant width, and a 2-terminal fixed-fixed WALD bow-tie structure, have
been generated. For comparison’s sake, the FEM calculated detachment curves are plotted
against the analytically calculated curves for a fixed-fixed and cantilever WALD structure,
figure 4.18. The detachment curve for the bow-tie structure was calculated by varying
the width of the structure and scaling the bow-tie parameters accordingly. Thus the bow-
tie detachment curve shown in figure is specifically for a WALD bow-tie structure having
the following proportions: Wo = 0.06L, WM = 0.7L, and DW = 0.06L , which are the
proportions of the 3-terminal WALD devices fabricated and tested chapters 5 and 6. For
all structures considered the thin film thickness was held constant at 32 nm. Finally, all
curves were calculated assuming bulk tungsten material properties and zero initial stress,
and A132 = 22 × 10−20 J, which was calculated for a W-Au material system using the
equations derived in Appendix C.
4.7.3.1 FEM Generated Detachment Results
The FEM generated detachment curves in figure 4.18 both have strong linear trends
which was expected based on analytic calculations. In the figure we see that the FEM
generated detachment curve for the WALD structure having constant width agrees well
with the analytic curve. The primary difference between the two curves is that the FEM
calculated curve has a steep slope which implies that the critical gap height for any given
beam of length L is somewhat less than predicted analytically, with the difference between
approximations becoming larger for increasing length. This is to be expected because the
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FEM model considers distributed loads, while the analytic model does not. Because the
analytic model is derived from a 1-D ODE, it considers the gap height along the length of
the beam to be constant for all applied loads, and therefore overestimates the actual applied
load for a given separation distance, which is responsible for the disparity between the two
curves.
The detachment length for the bow-ties structure maintains a linear dependence on
gap height but has a much smaller slope than either of the curves calculated for fixed-fixed
structures of constant width. This is to be expected due to the increased surface area of the
bow-tie structure. Because the van der Waals force is linearly proportional to surface area,
the force exerted on a bow-tie structure of length L is much greater than that exerted on
rectangular structure of the same length. Thus, compared to a rectangular structure, for
a bow-tie structure of any length L, the critical gap height must be increased in order to
attenuate the van der Waals interaction and thereby prevent collapse and stiction.
4.7.3.2 Detachment as a Function of Bow-tie Parameter WM
To further study the effects of van der Waals interaction on WALD bow-tie structures,
a study was conducted to investigate the dependence of the critical gap height on the bow-tie
parameter WM . The study was conducted by calculating the critical gap height as a function
of WM for various structure lengths. For the study the WALD geometry was again scaled
in proportion to the structure length by: Wo = 0.05L and DW = 0.06L,with t = 32 nm.
Results are plotted in figure 4.19.
For all lengths investigated it is observed that the relationship between critical gap
height and WM is best described by the power law g(L,WM) = α(l)W
β
M . The coefficients α
and β are derived following the same methodological framework described in chapter 3 section
3.5, which was employed to derive the empirical formula for the magnitude of the electric field
at a corner. To this end, in figures 4.20a and b, α and β have been plotted as functions of L.
From these plots it was observed that for the investigated bow-tie proportions the coefficient
142
α is quadratically dependent on the structure length, and that the power coefficient β is
independent of length.
Thus, by fitting α with a 2nd order polynomial, and taking β to be the average value of
each fit from figure 4.19, an analytic equation for the minimum gap height for a WALD bow-




0.199L2 + 1.1596L+ 6.3
)
W 0.1576M (4.75)
4.7.3.3 Bow-tie Detachment Results
Using this analytic equation points have been plotted over the FEM generated bow-tie
detachment curve for L = 6, 13, 19.4 um and WM = 1 : 2 : 11 um, figure 4.21. As could be
surmised, increasing the bow-tie parameter WM for a structure of any given length increases
the minimum gap height necessary to prevent stiction, while decreasing WM has the opposite
effect. As WM approaches Wo, the bow-tie detachment curve approaches the detachment
curve for a rectangular structure. Finally, for constant WM the detachment curve L versus
gap height remains linear, with only the slope effected by choice of WM .
4.7.3.4 Detachment Study Conclusions
The studies reported here are important for several reasons. First, they demonstrate
that the van der Waals force module given in appendix G can be used to sufficiently approx-
imate the van der Waals interaction for various MEMS/NEMS devices. Therefore it has also
been shown that equation 4.74 is a sufficiently discretized form of equation C.1 which was
derived by Lifshitz for continuums, which means that complicated non-linear interactions can
be sufficiently described by simple closed form equations. It follows that Casimir forces may
also be similarly approximated. Secondly, the empirical derivation of equation 4.75 shows
that a library of empirical functions describing the detachment parameters for any structure
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having a symmetric profile, e.g. poly-tie structures, may be derived. These equations would
significantly reduce time spent on experimental design iterations. Finally, because the gen-
eration of detachment curves for 2-terminal (constant gap) devices was proved successful,
there is no reason that various detachment curves could not be generated for n-terminal
devices having symmetric profiles, with up to n-different gap heights.
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Figure 4.13: 2-terminal WALD NEMS switch FEM simulation; Model dimensions: 4,000 x
500 x 32 nm (S), and gGS = 50 nm; VPullin = 1.68 V
Figure 4.14: Drain-actuated 3-terminal WALD NEMS switch FEM simulation; Model di-
mensions: 4,000 x 500 x 32 nm (S), DW = 250 nm, GW = 1.875 um (x2), gDS = 20 nm,
gGS = 50 nm; VPullin = 2.88 V
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Figure 4.15: Gate-actuated 3-terminal WALD NEMS switch FEM simulation; Model dimen-
sions: 4,000 x 500 x 32 nm (S), DW = 250 nm, GW = 1.875 um (x2), gDS = 20 nm, gGS = 50
nm; VPullin = 3.24 V
Figure 4.16: Drain-actuated 3-terminal WALD NEMS bow-tie switch FEM simulation;
Model dimensions: L = 4, 000 nm, WM = 3.5 um, Wo = 0.25 nm, t = 32 nm, DW = 250
nm, GW = 1.875 um (x2), gDS = 20 nm, gGS = 50 nm; VPullin = 2.9 V
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Figure 4.17: Gate-actuated 3-terminal WALD NEMS switch FEM simulation; Model dimen-
sions: 4,000 x 500 x 32 nm (S), DW = 250 nm, GW = 1.875 um (x2), gDS = 20 nm, gGS = 50
nm; VPullin = 1.48 V
Figure 4.18: Comparison of FEM and theoretically calculated detachment curves
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Figure 4.19: Gap Height Vs. WM for varying lengths of bow-tie structures; Dimension
proportions: DW = .06L, Wo = 0.05L, t = 32 nm
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Figure 4.20: Bow-tie Detachment Study: (a) α Vs. Length; (b) β Vs. Length; α was found
to be quadratically dependent on L, and β was found to be constant for all parameters.
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Figure 4.21: Detachment curve for a WALD NEMS bow-tie device with variation of WM
using equation 4.75
Chapter 5
Design, Development, and Fabrication of WALD NEMS devices
5.1 Overview
The following chapter chronicles the design, development and fabrication of several
different WALD NEMS switches. The WALD NEMS devices presented in this chapter are
as follows: 2-terminal fixed-fixed and cantilever switches with source-to-gate gap-heights
of 50 nm, entrenched 2-terminal fixed-fixed switches with source-to-gate gap-heights of 30
nm, and a variety of entrenched 3-terminal fixed-fixed and cantilever switch designs. The
3-terminal switches presented in this chapter have source-to-gate gap heights of 65-50 nm,
drain-to-source gap-heights of 20-15 nm, and rectangular, bow-tie, or poly-tie profiles.
The development of these devices resulted in the creation of 3-different novel, top-
down, low-temperature, and CMOS integrable fabrication technologies, using for the first
time ALD tungsten (WALD) as the primary structural material in a MEMS or NEMS
device. While for this research effort the fabrication processes developed employed WALD
as the structural material, they could be easily generalized for the fabrication of any thin-
film NEMS device with out-of-plane functionality. Furthermore the technology developed
for entrenched devices can easily be extended to accommodate the fabrication of novel n-
terminal devices. N-terminal devices could potentially be developed as novel high-density
memory or logic elements.
Finally, the fabrication results for each device fabricated are presented. The success
and failures of each process/device will be discussed. As will be seen, the failure and success
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of each process motivated the development of subsequent processes.
All of the work presented in the following two chapters, excluding details regarding
WALD CNEMS inverters, has previously been reported by [53, 136, 109, 168, 110].
5.2 Elementary Analytic Stress Analysis for Simple Devices
Upon starting my graduate work at the University of Colorado I spent 9 months
working with Dr. Y.J. Chang as he finished his dissertation. During that time we worked
to develop the fabrication process described in section 5.3. From that work devices with
working gaps of 100 nm were fabricated and characterized. These devices are referenced in
section 5.2, and were the stepping-stone for my own work encompassed in this dissertation.
For more detail about these devices please see Dr. Chang’s dissertation [37].
During pull-in testing of the NEMS cantilever devices with 100nm gap, failure was
observed after a low number of cycles – typically 5-10 cycles. From IV measurements it
was observed that when the devices failed they shorted to the actuation electrode/s. During
IV characterization large negative shifts in pull-in voltage where observed until failure. For
example, the initial pull-in voltage of the devices was found to be∼ 15-17 Volts, but measured
pull-in voltages just a few cycles later were measured to be as low as 5 Volts before failure.
These large shifts indicate that the devices experienced some degree of plastic deformation
upon actuation, which increased in subsequent actuation cycles. While designing the 100
nm generation of WALD devices, induced stresses were not considered, instead the design
focused on pull-in voltage and detachment parameters, which are discussed detailed chapter
3 sections 3.3 and 3.4.4. Thus it became obvious that to engineer a successful thin-film device
an adequate model for stress must be used in the design process. The device studied has
dimensions 1300 x 700 x 30 nm (length x width x thickness), with a gap height of 100 nm.
By modeling the device as a cantilever beam fully constrained at the anchor, and assuming
that at the initial point of contact – the instant when the end of the beam makes contact
with the drain electrode – the force acting on the beam is equivalent to a point load acting
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on the tip of the device, we can determine the maximum moment acting on the device and
thus the maximum internal stress of the beam.
For the aforementioned device this entails evaluating the following equation at L =





For a cantilever beam the maximum moment acts at the anchor, and is equivalent to the
product of the point load, F, that we assume is forcing the beam to contact the drain
electrode, and the length of the beam. Through this analysis we arrive at an expression for





Here, g(L) is the gap height of the device, for these devices equal to 100 nm. Via this
equation we arrive at the conclusion that during actuation our devices experience an internal
normal stress of at least 1,092 MPa. The yield stress of bulk tungsten is approximately 760
MPa; therefore, we quantitatively estimate that during each-cycle of operation a cantilever
device with the given geometry and boundary conditions will experience plastic deformation.
5.2.1 Discussion
Plastic deformation has deleterious effects on the performance of the devices. Two
possible causes of failure have been observed. The spring constant, and therefore restoring
force, is directly affected by the plastic deformation near the anchor of the device. Because
failure via stiction was not observed after the first couple of cycles for the 100 nm generation
of devices, we can conclude that when the WALD structure was in contact with the drain
electrode secondary bonding forces were not the dominate forces acting on the system, but
as the device experienced plastic deformation during after repetitive cycling the secondary
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forces began to dominate the weakened restoring force, resulting in a failure via stiction.
As previously mentioned it was observed that after each switching cycle the pull-in
voltage decreased. If the devices are approximated to be parallel plate capacitors, we see








When the material experiences permanent strain in the actuated position, and is then
released, the device retains some permanent deflection towards the substrate. Thus the
observed shift in pull-in voltage can be attributed to the coupled effects of decreased stiffness
and decreased gap height of the device – both consequences of plastic deformation. It should
also be mentioned that other device properties, such as natural frequency, which depend on
the stiffness, would also suffer from the effects of plastic deformation. The effect of plastic
deformation would result in an observable negative shift in natural response and a decrease
in the quality factor.
5.3 1st Generation 2-terminal WALD NEMS Switches
From the above stress analysis using elementary beam theory two new device geome-
tries for both a cantilever and bridge type device were chosen. Both devices have were
designed to have a 50 nm gap between the device and actuation electrode. The chosen di-
mensions for the cantilever devices were 1300 x 700 x 30 nm, and 2,000 x 700 x 30 nm for
the bridge type devices. According to elementary beam theory, devices of these dimensions
should undergo no plastic deformation, and thus no softening of the device effective stiffness
should result from actuation. This analysis is based on the assumption that WALD material
properties are the same as bulk W material properties (the mechanical material properties
of WALD have yet to be studied). Because it had been observed that the initial restoring
force in current devices is greater than the secondary forces during contact, it was expected
that the redesigned devices should not suffer from low-cycle failure.
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5.3.1 1st Generation WALD NEMS Fabrication Process (50 nm gap-heights)
The WALD NEMS devices reported here are designed to be electrostatically actuated
relays/switches. The simplest design, with out-of-plane functionality, consists of an WALD
nano-structure suspended over an actuation electrode. When a bias is applied between the
ALD structure (source) and the actuation electrode (gate), they act as a capacitor, storing
charge on their surfaces, thereby creating an electric field and associated electrostatic force.
The resulting force bends the deformable ALD structure towards the substrate until the non-
linear electrostatic force overcomes the restoring (spring) force, at which point the structure
snaps-through making contact with the actuation electrode, closing the electric circuit. A
derivation of the electrostatic force and pull-in voltage is given for a lumped model in chapter
3 section 3.3, and the snap-through phenomena is clearly illustrated by the phase-diagrams
constructed during the non-linear system stability analysis described in chapter 3 section
3.4.3.
The fabrication process is shown in figure 5.1. The developed fabrication process
for nano-scale WALD structures is a top-down approach based on MEMS surface micro-
machining techniques. A silicon substrate with a 300 nm thermal oxide dielectric layer is
coated by a 1.8 µm thick layer of AZP 4210, which is then patterned by photolithography to
define alignment marks for the electron-beam (e-beam) lithography steps. After patterning
the photo-resist, 50 nm of gold (Au) are deposited by thermal evaporation, and the alignment
marks are defined by lift-off.
Next, the substrate is coated with a 150 nm thick layer of PMMA, and the device
actuation electrodes are patterned by e-beam lithography. The 10 nm Au electrodes are then
formed by thermal evaporation and lift-off. Following the electrode lift-off, a 50 nm thick
sacrificial nickel (Ni) layer (this layer defines the air gap between the device and electrodes)
is thermally evaporated, and then 2 nm of ALD alumina (Al2O3) and 30 nm ALD tungsten
(W) are grown at a temperature of 120◦ C on the top surface of the substrate. The metallic
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Ni layer serves as the sacrificial layer and as the electrical connection between the gold layer
underneath and the ALD structure.
The substrate is then coated by a 150 nm thick layer of PMMA, and next is patterned
using e-beam. A hard mask used to define the geometry of the device is created after lift-
off of a 20 nm thick thermally evaporated Ni layer. The ALD structures are defined after
etching the WALD and alumina layers via RIE. A 100 nm thick layer of Au is next thermally
evaporated and defined by lift-off. This layer creates large electrodes that connect to the
actuation electrodes allowing for probing, and if made thicker, wire bonding. The substrate
is then immersed into nickel etchant (Nickel Etchant TFB, Transene, USA) for 2 minutes to
both release the structures and remove the hard mask. Finally, a CO2 critical point dryer is
used to prevent device stiction upon release.
5.3.2 1st Generation WALD NEMS 2-Terminal Fabrication Results
Two terminal WALD trench structures were successfully fabricated, figures 5.2 and 5.3.
Figure 5.2 shows a successfully fabricated 2-terminal WALD NEMS cantilever device having
dimensions 1,300 x 700 x 32 nm with a source-to-gate distance of 50 nm. Figure 5.3 shows a
successfully fabricated 2-terminal WALD NEMS fixed-fixed device having dimensions 2,000
x 700 x 32 nm with a source-to-gate distance of 50 nm. For all WALD depositions thickness
was confirmed via XRR measurement.
5.4 FEM Stress Analysis and Re-design
Testing and characterization of the 1st generation of devices (chapter 6) proved that
the simple analytical analysis based on elementary beam theory was a good starting point for
stress analysis, but not a completely adequate one. The theory’s main fault is its inability to
account for stress after snap-through of the device. At snap-through a large percentage of the
total overlap area between the device and actuation electrode comes into contact, figure 6.9b.
When this happens stress in the device drastically increases. Thus finite element models are
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Figure 5.1: WALD NEMS Fabrication Process for 2-Terminal Devices with 50 nm Gaps
157
Figure 5.2: 1300 x 700 x 32 nm 3-terminal WALD cantilever WALD devices with 50 nm
gaps
Figure 5.3: 2000 x 700 x 30 nm 2-terminal bridge WALD devices with 50 nm gaps
required to properly characterize and design reliable NEMS switches. Using ANSYS, our
2-terminal device WALD device has been modeled to study the stress induced in the device
at the point of initial contact as well as after snap-through.
First a model was created having the same dimensions as the fabricated 1st generation
2-terminal devices (2000 x 700 x 30 nm, and electrode area 1000x 700 nm2). Two different
models were created. The first models the device at the initial point of contact, and the
second models the device at snap-through. It was assumed that at snap-through the device
made full contact with the entire surface area of the actuation electrode. The boundary
conditions for all of the FEM models were displacement conditions. The anchors were fixed in
a pinned-pinned manner, meaning that rotation of the anchors was allowed but displacement
in any of the Cartesian directions was fully constrained. A multi-physics model was avoided
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by applying a displacement to the device corresponding to the desired deflection during
operation. The purpose of two models was to gain insight into the effect of the snap-through
geometry on stress in the device.
The models are shown in figure 6.9a,b. It was found that at the point of initial contact
the maximum Von Mises stress in the device was 2,791 MPa, and after snap-through the
Von Mises stress increased to 8,390 MPa, a factor of 3. Von Mises stress, which is essentially
an RMS average of the principle stresses at a point, is an excellent method for predicting
the onset of plastic failure. If the Von Mises stress exceeds the yield stress of the material
then the device has failed. The yield stress of tungsten is 760 MPa, therefore it is clear that
even before initial contact between the device and gate electrode is made, the fabricated 50
nm WALD devices experience permanent deformation during operation.
Because FEM analysis revealed that the fabricated 50 nm devices failed during opera-
tion, new FEM models were created to aid in the design of a geometry that would produce
reliable devices having 50 nm gaps. Using FEM analysis several different geometries based
on a change in device length were considered. Their results are summarized in figure 5.6
(the figure also contains information regarding the theoretical pull-in voltage expected for
each design).
The design iteration with the device length increased to 4 um illustrates the importance
of modeling both initial contact and snap-through contact using FEM as am aid for design.
In figure 5.5a the device is shown at initial contact with the actuation electrode, and the
maximum Von Mises stress is found to be 709 MPa, which is less than the failure criterion
of 760 MPa for bulk tungsten, but in figure 5.5b we see that at snap-through the maximum
Von Mises stress has increased to 1,118 MPa implying plastic failure. This example reveals
that although the modeled device is capable of deflecting the full 50 nm to make contact
with the electrode, it is not able to accommodate contact experienced after snap-through.
Figures 6.9 and 5.5 reveal that during initial contact the maximum Von Mises stress
in the device is found at the anchors, which is the same result predicted by elementary
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Figure 5.4: Initial contact of a 2000x700x30nm WALD device, scaling 5x; Snap-thru contact
of a 2000 x 700 x 30 nm WALD device, scaling 5x
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Figure 5.5: Initial contact of a 4000 x 500 x 30 nm WALD device, scaling 5x; Snap-thru
contact of a 4000 x 500 x 30 nm WALD device, scaling 5x
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Figure 5.6: FEM stress analysis for different WALD device geometries, and theoretical and
experimental pull-in voltages (if available).
beam theory. However, when the device is in full contact with the actuation electrode,
the region of highest stress shifts to either the edge or the actuation electrode where the
device geometry shifts, in a point-wise fashion, from being deflected at some angle to being
completely parallel with the substrate. This stress concentration proved to be important for
future design considerations of WALD NEMS fabrication processes.
It was observed that the location of highest stress predicted by the FEM stress anal-
ysis corresponded exactly to the point of failure for 1st generation devices. This particular
location happened to coincide with a fabrication induced stress concentration, resulting from
a non-ideal conformal coating of sacrificial and structural layers over the lift-off defined ac-
tuation electrode. The induced stress concentration proved to be a limiting factor regarding
the minimum achievable gap heights and minimum thickness of the WALD film able to be
used in the design of WALD NEMS switches. It was shown via the FEM analysis that by
increasing the length of the device, or decreasing the source-to-gate gap height, the induced
stress could be minimized. Thus, the limitations of this fabrication process implied that the
process was not capable of producing reliable WALD NEMS devices. For this reason a new
fabrication process was developed to remove any and all stress concentrations induced by
the 1st generation fabrication process, thereby producing reliable WALD NEMS switches.
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5.5 2nd Generation 2-Terminal WALD NEMS Switches (Entrenched De-
vices)
The development of the previous generation of fixed-fixed 2-terminal devices having
nominal source-to-gate gap heights of 100 and 50 nm revealed several limitations inherent
in the developed fabrication process that would severely limit research progress if not ad-
dressed. First, it was found that the lift-off process used to create the source/drain electrodes
limited the gap height. This was discovered when attempting to create devices with nomi-
nal gap heights of 30 nm. The sharp features along the actuation electrodes, seen in figure
5.2, were observed to propagate through the sacrificial layer and appear in the WALD, thus
regions of high stress were created in the functioning structure. Upon release the structures
failed at these locations. Second, testing on both the 100 and 50 nm devices showed very low
switching lifetimes. To produce reliable devices without increasing the device dimensions the
most obvious solution is to decrease the gap height, but because the gap height was limited
by the lift-off process this was not possible. Finally, the process proved to be impractical
for the fabrication of 3-terminal bridge devices, because of the inability to create a raised
drain electrode to prevent shorting with adjacent and coplanar gate electrodes. With the
development of a new process, based on that of the 1st generation process, all of the afore-
mentioned limitations of the 1st generation process were sufficiently addressed. In doing so,
a fabrication process capable of producing two and 3-terminal devices, whose gap-heights
are limited only by deposition technique, was successfully developed.
To circumvent the problems caused by the sharp features created during lift-off a
fabrication technique was developed to deposit the electrode in a trench etched via RIE
into the thermal oxide layer. This technique effectively eliminated the problems caused by
lift-off and allowed for the creation of source-to-gate gaps limited only by the conformity
of the deposition technique used to deposit the sacrificial material. Furthermore, in this
process, because the actuating electrode is electrically isolated from the device (source),
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an electrode/device overlap area of 100% can be achieved. In the 1st generation process
electrical isolation was achieved by creating a gap between the actuation electrode and Ni
used to anchor the WALD structure to the substrate. Using this process gaps as small as 30
nm were fabricated, and the switching behavior of those devices successfully characterized.
Finally, because the process places electrodes inside of a trench it is possible to create a raised
drain electrode within the trench that is also electrically isolated from a gate electrode. In
this way the process may be extended for the development of 3-terminal devices, necessary
for the construction of complementary mechanical logic. This extension is detailed in the
following section 5.6.
5.5.1 2-Terminal WALD Entrenched NEMS Fabrication Process
The fabrication process is shown in figure 5.7. The developed fabrication process
for nano-scale WALD structures is a top-down approach based on MEMS surface micro-
machining techniques and sacrificial layering techniques developed for the 1st generation
(100/50 nm gap heights) WALD devices. A silicon substrate with a 300 nm thermal oxide
dielectric layer is coated by a 1.8 µm thick layer of AZP 4210, which is then patterned by
photolithography to define alignment marks for electron-beam (e-beam) lithography steps.
After patterning the photoresist, 50 nm of gold (Au) is deposited via thermal evaporation,
and the alignment marks defined through lift-off.
Next, the substrate is double coated by two layers of PMMA, each layer having a
thickness 500 nm. The first layer is spun on and the chip soft baked for 2 minutes at 120◦
C, then the second layer is spun on followed by a hard bake for 10 minutes at 170◦ C. This
creates a layer of PMMA having a nominal thickness of 1 µm. A relatively thick layer of
PMMA is needed so that a sufficiently thick layer of PMMA remains on the chip after RIE.
The device electrodes are patterned by e-beam lithography. A 50 nm trench is created in the
thermal oxide layer using RIE. A stack of metals is then deposited over the chip by thermal
evaporation. A 5 nm thick adhesive layer Ti is deposited followed by a 15 nm thick layer of
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Au and a 30 nm thick sacrificial layer of Ni.
Following deposition of the metal stack, lift-off leaves the metal layers filling only the
trench. Next, 2 nm of ALD alumina (Al2O3) and 30 nm WALD are grown at a temperature
of 120◦ C over the substrate. Then the substrate is coated by a 150 nm thick layer of PMMA
and patterned using e-beam to create device geometries. A 30 nm thick thermally evaporated
Ni layer is deposited creating hard mask used to define the geometry of the devices during
RIE. The ALD structures are defined after etching the WALD and Al2O3 layers using RIE.
A 100 nm thick layer of Au is thermally evaporated and defined by lift-off. This layer creates
large electrodes that connect to the actuation electrodes, allowing for probing, and if made
thicker, wire bonding.
Finally, the substrate is immersed into nickel etchant (Nickel Etchant TFB, Transene,
USA) for ≈ 30 seconds, releasing the structures and removing the hard mask. After release
a CO2 critical point dryer used to prevent device stiction upon release.
5.5.2 2-Terminal WALD Entrenched NEMS Fabrication Results
Two-terminal WALD trench structures have been successfully fabricated, figure 5.8.
Figure 5.8a shows a 3-D CAD model of the designed device. Figures 5.8b,c show a successfully
fabricated 2-terminal WALD trench NEMS device having dimensions 3,000 x 500 x 30 nm
and an air gap of 30 nm. The thickness of WALD thin film was confirmed by the XRR
measurement. The depth of the trench was confirmed via focused ion beam (FIB). Several
measurements were made, and an average trench depth was calculated to be≈ 100 nm, shown
in figure 5.8d. In figures 5.8b-d it appears that there may be contaminants on the substrate.
Because of this, the devices were placed in oxygen plasma RIE before characterization.
5.6 Entrenched 3-Terminal WALD NEMS Switches
After the successful development of entrenched 2-terminal WALD NEMS switches
the focus of the research effort turned to the development of 3-terminal WALD NEMS
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Figure 5.7: Fabrication Process for 2nd generation 2-terminal WALD NEMS devices
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Figure 5.8: a) CAD model of trench NEMS 2-terminal device, b) fabricated device, 3 mum
x 500 nm x 30nm with a 30 nm air gap (shown at 5,000X), c) fabricated device (shown at
17,500X), d) trench with electrode, thermal oxide is darker material, depth ≈ 100 nm
switches. Following the successful development of the 2nd generation of 2-terminal devices,
the approach chosen for the development of reliable 3-terminal WALD NEMS switches was
to extend the fabrication process developed for the 2nd generation of 2-terminal WALD
NEMS switches. The fabrication process that was developed is novel and exciting. The 3-
terminal fabrication process extends that of the 2-terminal WALD entrenched NEMS devices
by furthering the use of embedded electrodes.
In this process the gate electrode is created as before, but a drain electrode is now
embedded in the substrate. The drain electrode is deposited in an RIE etched trench that
is shallower than that of the gate electrode. This technique keeps the source and drain
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electrodes electrically isolated, enabling gate controlled 2-terminal switching as opposed to
shunt switching. The development of these devices theoretically allows for the construction
of mechanical logic devices because fundamental logic devices analogous to CMOS inverters
can be constructed by connecting multiple 3-terminal devices together via common gate and
drain electrodes, as was most recently demonstrated by [136].
5.6.1 Entrenched 3-Terminal WALD NEMS Fabrication Process
The 3-terminal process presented here is an extension of the 2-terminal WALD en-
trenched NEMS fabrication process first introduced in [52] and summarized in detail in
section 5.5.1. This process furthers the use of entrenched electrodes, demonstrating the pro-
cess’ utility in the fabrication of multiple electrically isolated electrodes with different gap
heights. Here gate electrodes are fabricated as described in section 5.5.1, but now a drain
electrode is also entrenched. The drain electrode and gate-electrode are electrically isolated
via a 10-15 nm thick layer of SiO2, which results from the two entrenching processes.
The fabrication process is shown below in figure 5.9. The developed fabrication process
for 3-terminal nano-scale WALD devices is a top-down approach based on MEMS surface
micro-machining techniques and sacrificial layering techniques developed earlier and first
reported in [54, 52]. Initially a silicon substrate (100) with a 300 nm dielectric layer of thermal
oxide is coated by a 1.8 µm thick layer of AZP 4210 and patterned by photolithography to
define alignment marks for electron-beam (e-beam) lithography steps. After patterning the
photo-resist, a 50 nm thick layer of gold (Au) is deposited by thermal evaporation, and
alignment marks defined by lift-off.
In steps 1-2 the substrate is double-coated by two 500 nm thick layers of PMMA. The
first layer is spun on and the chip soft-baked for 2 minutes at 120◦ C, then a second layer
is spun on followed by a hard-bake for 10 minutes at 170◦ C. This creates a thick layer of
PMMA with a nominal thickness of 1 µm. Next, the device’s gate electrodes are patterned
via e-beam lithography. A 75 nm deep trench is created in the thermal oxide layer using
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RIE with a 4:1, CF4:O2 chemistry. Finally, a stack of metals is deposited in the trench
via thermal evaporation to form the gate electrodes and sacrificial layer between the gate
electrodes and WALD structure. The stack is composed of a 5 nm thick adhesion layer of
Ti, followed by a 20 nm thick layer of Au, and a 50 nm thick sacrificial layer of Ni. Following
deposition of the metal stack, lift-off leaves the metal layers filling only the gate trench.
In step 3-4 the process is repeated to create the drain electrode. Again, the substrate
is double-coated with two layers of PMMA, and the drain electrode patterned via e-beam
lithography. A 40 nm deep trench is created in the thermal oxide layer via RIE. A stack of
metals is again deposited on the chip by thermal evaporation to form the drain electrode
and sacrificial layer between the drain and WALD structure, which includes: a 5 nm thick
adhesion layer of Ti, followed by a 15 nm thick layer of Au, and a 20 nm thick sacrificial layer
of Ni. Following lift-off, 2 nm of ALD Al2O3 and 30 nm WALD are grown on the substrate
at 120◦ C.
In steps 5-6 the substrate is coated by a single layer of PMMA, and patterned via
e-beam to create the device geometries. Next, a 30 nm thick thermally evaporated Ni layer
is deposited, creating hard mask used to define the geometry of the devices during RIE. In
step 7, the WALD structures are developed after etching the ALD via RIE. After RIE, 300
nm thick Au electrodes for probing and wire bonding are defined by optical lithography,
thermal evaporation, and lift-off. In step 8 the substrate is immersed into nickel etchant
(Nickel Etchant TFB, Transene, USA) for up to 5 minutes to remove the hard mask and
sacrificial layers. Finally, the chips are placed in a CO2 critical point dryer to prevent stiction
upon release.
5.6.2 Entrenched 3-Terminal WALD NEMS Switches/ Transistors Fabrica-
tion Results
Fabrication results are shown in figures 5.10b-c. Figure 5.10a shows a CAD represen-
tation of the initial design for the 3-termianl WALD NEMS switches. Figure 5.10c shows
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Figure 5.9: Fabrication process for 3-terminal Trench WALD NEMS switches
the fabricated device at 1,750X; in the figure, the device, as well as surrounding bonding
pads are visible. The gate electrodes, which are seen as the deeper trench (starting at the
bottom of the frame), are both designed to have electrode/device overlap areas of 1,250 x
500 nm with a gap of 50 nm between electrode and device. The drain electrode, centered
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beneath the device, is designed to have an electrode/device overlap area of 500 x 500 nm
with a gap of 20 nm between electrode and device. Figure 5.10c shows the same device at
12,500X, focusing only on the device. Here an appreciable amount of overlap between the
gate and drain electrodes is visible.
Figure 5.10: 3-D model and SEM images of 3-terminal WALD NEMS switch; Designed
Dimensions: (S) 3,000 x 500 x 32 nm, (D) 7,00 x 500 nm, (G) 1,250 x 500, gapDS = 20 nm,
gapGS = 50 nm
5.7 Redesign of 3-terminal WALD NEMS Switches
The 3-terminal WALD NEMS switches fabricated were considered to be largely a
success. A number fabricated devices were shown to function properly via switching char-
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acterization, however it was observed that an unacceptable percentage of fabricated devices
failed either prior to, or upon, actuation (chapter 6). A device is considered to have failed
prior to actuation when it’s gate and drain electrode are electrically shorted together. A
device is considered to have failed upon actuation if current is measured between gate and
source electrodes, which indicates that at pull-in the source snaps-thru to the gate electrode,
thereby shorting the gate to the drain. A CAD representation of this event is shown in figure
5.13. These issues were sufficiently addressed through detailed study of key elements of the
fabrication process and subsequent redesign of device geometries.
5.7.1 Minimization of Over-etching and Associated Gate/Source Overlap
The most likely cause of pre-actuation shorting between gate and drain electrodes was
the undesirable overlap of the electrodes, clearly seen in figures 5.10 b,c. Initially it was
thought that the overlap may be a result of a low quality e-beam write, or possibly due
to the anisotropy of the RIE, but upon further research into the problem these theories
were rejected. Citing [220], it was found that the gate/drain electrode overlap – apparently
resulting from over-etching of trenches prior to metal deposition (steps 1-4, section 5.6.1)–
actually resulted from electron-scattering induced cavitation of the PMMA.
In [220] an excellent schematic of the standard e-beam/deposition/lift-off process com-
monly used in nano-fabrication is given, figure 5.11. In 5.11a electron beam injection with
scattering is illustrated. Figure 5.11b shows a cross-section of the developed resist. In it we
see that the scattered electrons develop a region around the intended pattern as they pene-
trate the resist. This material is removed by the developer, which results in a cavity within
the resist. Figures 5.11c, and d illustrate the remainder of the deposition/lift-off process.
In these illustrations it is seen that the intended pattern (a rectangle) is properly
developed on the surface of the resist, with the cavity opening up below. Therefore if material
is deposited via a PVD process (thermal evaporation, sputtering, e-beam evaporation etc),
the developed mask produces a rectangular feature on the substrate as desired. Because the
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cavity is shielded by the rectangular opening it has essentially no effect on fabrication of the
intended structure.
The standard e-beam/deposition/lift-off process described by [220] is used for all e-
beam steps in the 1st generation 2-terminal WALD NEMS fabrication process, section 5.3.1,
and develop the hard Ni masks used to define the WALD structures for both of the en-
trenched WALD NEMS process, sections 5.5.1 and 5.6.1. Therefore, unless the e-beam gun
is poorly focused, one would not expect any noticeable variations between the designed
and fabricated geometries for these steps, as was the case. However, the gate and drains
electrodes for entrenched 2 and 3-terminal devices are not fabricated using the standard
e-beam/deposition/lift-off process described above.
As was described in sections 5.5.1 and 5.6.1 the electrodes are developed using a novel
e-beam/RIE/deposition/lift-off technique. The first issue with this technique is the resist
thickness. Typically only a very thin coat of resist is required, or desirable, for e-beam
lithography, but in the fabrication processes developed here the resist has to be thick enough
such that it is not removed during RIE and after RIE it maintains a sufficient thickness
as to allow for metal-deposition and lift-off. For this reason, both entrenching processes
use a double-coated layer of PMMA that was measured to be 1 um thick using a surface
profilometer. Now, the patterns that are written via e-beam into the double-thick PMMA
have minimum lateral dimensions that range from 0.5 to 1.725 um, implying a resist-to-
geometry ratio of 2 to 0.58. For such geometries and ratios the effects of electron scattering
in the resist, and thus cavitation, should therefore be considered significant.
The next issue with the e-beam/RIE/deposition/lift-off technique is the RIE step. In
the standard e-beam/deposition/lift-off technique the cavity has no effect on the geometry
of the deposited structure, but this is not true when RIE is introduced before deposition.
The RIE chemistry used in these processes (4:1, CF4:O2) is isotropic. This implies that as
the trench geometry is etched into the SiO2, the PMMA mask and associated cavity are
laterally etched, resulting in the effective widening of the mask, cavity, and etched trench.
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Figure 5.11: The e-beam lift-off process: (a) electron beam injection with scattering, (b)
exposed resist developed and removed, (c) deposition of materials, (d) lift-off [220]; Figure
(b) shows that cavitation in the developed resist results from electron scattering during the
e-beam write
After RIE the metals that compose the electrodes as well as sacrificial layer are deposited
via thermal evaporation, however the PMMA mask has now been widened, thus resulting in
the over-etched/overlapping electrode geometries visible in figure 5.10b,c.
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5.7.2 Characterization of Cavitation Effects
To minimize the effects stemming from the e-beam/RIE/deposition/lift-off steps used
in the entrenched WALD NEMS processes, the steps were characterized quantitatively. Be-
cause direct measurement of the cavity would prove to be difficult and time consuming,
and because the effect of RIE is coupled to the initial cavity size and patterned geome-
try, the effect of cavitation and isotropic etching on the variation of fabricated geometry
versus intended geometry was studied by measuring electrode and total device widths post
deposition/lift-off. This study was accomplished using SEM images of devices fabricated dur-
ing 2008 and 2009. These chips included entrenched 2-terminal switches and two different
designs of 3-terminal switches. Measurements were taken using ImageJ, a free image process-
ing package that can be used for transforming number of pixels to physical distance/area.
The results of this study are summarized in tables 5.1-5.3. From this data the average
rate that a structure was over-etched was determined. It was found that by lumping the
effects of cavitation and isotropic etching, the over-etch rate was on average 7.36±0.39 nm/s
for the gate electrode of 2-terminal devices, 1.84 ± 0.09 nm/s for the gate electrodes of 3-
terminal devices, and 2.09± 0.22 nm/s for the drain electrodes of 3-terminal devices. Using
these average average rates, masks can be created to completely compensate for the delete-
rious effects of cavitation and isotropic etching on intended electrode geometries developed
by e-beam/RIE/deposition/lift-off steps. This is demonstrated in section 5.7.4.
Table 5.1: 2-terminal WALD NEMS Switch Design: Fall 2008
As Designed lo = 3000 nm
Fabricated Length 3883.3± 47.226 nm
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Table 5.2: 3-terminal WALD NEMS Switch Design: Spring 2009
As Designed (lo, gwo, dwo) = (3000, 1250, 500) nm
Fabricated Length 3374.1± 77.247 nm
Fabricated Gate Width 1543.7± 26.845 nm
Fabricated Drain Width 1060.7± 68.921 nm
Table 5.3: 3-terminal WALD NEMS Switch Design: Summer 2009
As Designed (lo, gwo, dwo) = (4000, 1750, 500) nm
Fabricated Length 4462.3± 25.594 nm
Fabricated Gate Width 2146.1± 43.283 nm
Fabricated Drain Width 701.28± 19.371 nm
5.7.3 Shorting Between Gate and Drain at Pull-in
While IV characterization of three-terminal WALD 3-terminal switches was largely
successful, one recurring flaw in the devices was observed which limited device reliability.
Frequently during IV characterization the measured IGS current mirrored the measured IDS
current, e.g., |IDS| = |Igs|. A set of IV curves for a WALD 3-terminal switch showing the
mirrored currents is given in figure 5.12. Because IDS and IGS have the same magnitude
but opposite sign, and IDS > 0, we know that current flows to the parameter analyzer via
the drain terminal. We also know that current flows away from the parameter analyzer
as measured from the gate terminals because IGS < 0. This indicates that the source has
shorted across both the drain and gate terminals, as illustrated in figure 5.13. The shorting
event is undesirable if the 3-terminal switch is to operate properly in an inverter system.
5.7.3.1 The Shorting Solution
When the center of the 3-terminal device makes contact with the drain, it essentially
becomes two preloaded 2-terminal devices each having a source-to-gate gap height of ∼ 30
nm – the gap height difference between the gate and drain electrode. Because the actuating
176
Figure 5.12: IV curves demonstrating a short between drain and gate electrodes upon actu-
ation, IDS mirrors IGS for corresponding VGS indicating a short upon actuation, current is
limited to 300 nA.
Figure 5.13: FEM model demonstrated snap-through of device over a narrow drain electrode
voltage is not removed once contact between the source and gate has been made there exists
what should be thought of as an undesirable post actuation electric field between the source
and gates, and if this field is large enough the device snaps-thru to the gate electrode, shorting
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the device, as illustrated in figure 5.13.
To solve this problem the width of the drain was increased and the width of the gate
electrodes decreased. By doing this the length of the so called ”pre-loaded” 2-terminal
switches is shortened, increasing their respective effective stiffnesses, which in-turn increases
the magnitude of the required electric-field necessary to pull the devices in to the gate
electrode. Thus if the drain electrode is large enough it will effectively act as a mechanical
stop, preventing shorting, and ensuring that the device operates reliably as a NEMS 3-
terminal switch, illustrated in figure 5.14. Unfortunately, by decreasing the total overlap
area between the source and gate the influence of the gate electrode during actuation is
diminished.
Figure 5.14: FEM model demonstrated snap-through of device over a wide drain electrode;
the wider electrode helps prevent shorting between the gate and drain electrodes.
5.7.4 Redesigned 3-terminal WALD NEMS Switches and Fabrication Results
Using the information garnered from statistically characterizing the coupled effects of
e-beam induced cavitation and isotropic RIE on the 3-terminal WALD NEMS fabrication
process, mask files were successfully designed to compensate for over-etching. Because it
was determined via Student’s t-test that the characterized over-etch rates for the gate and
drain electrode were not significantly different, only one over-etch rate was used to design
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the mask files for gate and drain electrode geometries. For this purpose an over-etch rate of
≈ 1.96 nm/s was assumed. This is the average value of the over-etch rates calculated for the
gate and drain electrode geometries of previously fabricated 3-terminal devices. Finally, this
rate was deemed to be satisfactory because it falls within one standard deviation of both
characterized gate and drain geometry over-etch rates.
5.7.4.1 Fixed-fixed Switches
To address the problem of shorting between the gate and drain electrodes at actuation,
the length of the device was increased, the drain electrode width increased, and the gate
electrode widths decreased. The overall length of the fixed-fixed beam was increased for two
purposes. First, and simply enough, increasing the length of the device gives more room to
work with. This way the width of the drain can be increased, and the width of the gates
decreased, without potentially compromising the quality of fabrication. By this I mean if
the gate electrode widths became to small because they were constrained by the overall
length of a short source, then problems with minimum e-beam writable geometries might be
experienced. From experience this means gate electrodes may not be fully formed, or if they
are formed they are much wider than intended. This last case is a result of a large aspect
ratio between the pattern width and e-beam thickness, as previously mentioned.
Second, by increasing the length of the source the pull-in voltage of the device is
decreased. Furthermore, by allowing the reduced gate electrodes to be wider than they
would be if scaled to a shorter source, the influence of the electrostatic load applied by
the gate electrodes is improved. This way the gate actuated pull-in voltages should not be
unreasonably large.
The exact geometries of the redesigned 3-terminal fixed-fixed WALD NEMS switch are
given in table 5.4, and fabrication results are shown by figure 5.17.
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Table 5.4: 3-terminal Fixed-fixed WALD NEMS Switch Geometries (wide drain)
Feature Dimensions
Source 4,000 x 500 x 32 nm
Gate (x2) 1,000 x 500 nm
Drain 2,000 x 500 nm
5.7.4.2 Cantilever Switches
The majority of the devices fabricated by this work were based on fixed-fixed bridge-
type designs. However, at the start of this research effort cantilever devices were fabricated
with using the 1st generation fabrication process presented in section 5.3, as first reported
in[54]. Cantilever devices were not initially considered using later fabrication technologies,
sections 5.5.1 and 5.6.1, because of several reliability concerns observed during characteriza-
tion of 1st generation devices.
First, the devices appeared to suffer from appreciable residual stress, resulting in out-
of-plane curvature that drastically increased expected pull-in voltages. Second, compared to
fixed-fixed structures, the devices were observed to be more susceptible to mechanical failure
at stress concentrations induced by the edges of the actuation electrodes. Furthermore,
within 100 actuation cycles substantial shifts in threshold voltage were observed, with devices
ultimately failing after welding to the actuation electrode, figure 5.15. However, it was
recently reported by Czaplewski et al. that their TF NEMS cantilever switches also failed
by welding. They reported that device reliability was substantially improved for devices
coated by a thin layer of oxide. Therefore cantilever devices could be coated by a thin layer
of ALD alumina to limit welding, and increase reliability. It should be noted that the failure
mechanisms proposed by Czaplewski, which are the same that I initially suspected, namely,
arcing caused by increased charge densities at the tip at pull-in [51], are of no consequence
for fixed-fixed devices.
Cantilever switch designs have been successfully implemented in MEMS/ NEMS and
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Figure 5.15: SEM image of a 1st generation 3-terminal cantilever WALD NEMS switch that
has failed because of welding
offer a distinct advantage over fixed-fixed structures. For a given geometry a cantilever is a
softer structure, and thus has a lower actuation voltage. Because the fabrication technologies
developed for entrenched WALD NEMS devices successfully removed stress concentrations
produced by the 1st generation technology, and a potential solution to the previously iden-
tified failure mechanism has been proposed by Czaplewski et al. [51], cantilever designs for
3-terminal WALD NEMS switches were designed, fabricated and studied in parallel with the
3-terminal fixed-fixed WALD NEMS design just detailed.
The cantilever devices were designed using the same gate and electrode geometries
designed for the 3-terminal fixed-fixed switch. These devices are designed such that the
free end of the beam is suspended above the centrally located drain electrode. Because the
cantilevers have a free end, two or more electrically isolated WALD cantilevers structures
can be suspended above one set of electrodes. An example of this concept is illustrated
in figure 5.16. For several different reasons the design for 3-terminal cantilever switches
offers a great advantage of the that of the fixed-fixed devices. More devices per fabrication
run can be fabricated, which results in more devices per run to be characterized, and most
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importantly saves time and money. When considering device integration, this design has
a much smaller foot print per device allowing for a higher device integration density. A
higher device integration density may prove to be game changing for future CMOS/NEMS
integrated devices. Finally, the design shown in figure 5.16 is theoretically** that of a
complementary NEMS inverter.
The exact geometries of the 3-terminal cantilever WALD NEMS switch are given in
table 5.5, and fabrication results are shown by figure 5.18.
Table 5.5: 3-terminal Cantilever WALD NEMS Switch Geometries (wide drain)
Feature Dimensions
Source 3,000 x 500 x 32 nm
Gate (x2) 1,000 x 500 nm
Drain 2,000 x 500 nm[1ex] height
Figure 5.16: Example of an e-beam mask file for a 3-terminal cantilever WALD NEMS device
**WALD NEMS inverter design is discussed in detail next.
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5.7.4.3 Fabrication Results
Fabrication results for the 3-terminal WALD NEMS switches redesigned to compensate
for overetching (elimate gate drain overlap) and to prevent gate to drain shorting are shown
in figures 5.17 and 5.18. As is evident by the SEM images the statistical characterization
of the cavitation/RIE problem was a success. Compared to initially fabricated 3-terminal
fixed-fixed WALD NEMS switches, figure 5.10, the electrodes of the devices shown here have
no visually identifiable gate/drain overlap. Furthermore, these redesigned devices proved to
be a complete success because, by increasing the width of the drain, shorting between the
gate and drain was completely eliminated, as is reported in chapter 6.
Figure 5.17: SEM images of redesigned 3-terminal fixed-fixed WALD NEMS switch with
wide drain; Designed Dimensions: (S) 4,000 x 500 x 32 nm, (D) 2,000 x 500 nm, (G) 1,000
x 500, gapDS = 20 nm, gapGS = 50 nm
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Figure 5.18: SEM images of redesigned 3-terminal cantilever WALD NEMS switch with wide
drain; Designed Dimensions: (S) 3,000 x 500 x 32 nm, (D) 2,000 x 500 nm, (G) 1,000 x 500,
gapDS = 20 nm, gapGS = 50 nm
5.8 Design and Fabrication of Complementary WALD NEMS Inverters
WALD Complementary NEMS (CNEMS) Inverters have been designed using the 3-
terminal WALD NEMS fabrication process described in section 5.6.1. The following section
details the operating principle, design, and fabrication of these devices.
5.8.1 Operating Principle
The operating principle of a CMEMS/NEMS inverter is analogous to that of com-
plementarily biased IC inverter. The inverter is constructed by two 3-terminal switches,
analogous to transistors, with common gate and drain terminals. The inverter construction
and biasing is shown by a circuit diagram in figure 5.19. The sources (suspended WALD
structures) are then complementarily biased by VDD = high and VSS = low. As reported in
chapter 2, this design has been successfully utilized for CMEMS inverters by Yakota et al.
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[167, 236], and most recently for CNEMS inverters by Merhegeny et al. [136].
Figure 5.19: Circuit diagram for a CMEMS/NEMS inverter
The operation of a CMEMS/CNEMS fixed-fixed type inverter is illustrated in figure
5.20 and summarized by a truth table 5.6. The given truth table also lists the switch positions
required for operation. The switches are labeled ”A” and ”B” and correspond to the labeling
of sources in the circuit diagram.
Figure 5.20: Schematic of CMEMS/NEMS inverter operation; (a) Vin high, Vout low; (b) Vin
low, Vout high
Although the operation and construction of a CMEMS/NEMS inverter are analogous
to that of a complementary IC inverter, electrostatic actuation of MEMS/NEMS structures
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Table 5.6: CMEMS/NEMS inverter truth table
Vin Vout Switch A Position Switch B Position
0 1 open closed
1 0 closed open
(sources) is fundamentally different from that of electric field operated transistors, and this
results in a set of CMEMS/CNEMS specific design rules. Figure 5.20 shows an illustration
of an operating CMEMS/NEMS inverter. In figure (a) we have the logical case Vin = 1
and Vout = 0. For this case VGS = VDD (logical 1), VS1 = VSS, and VS2 = VDD, thus there
exists some potential between the gate terminal and S1, and zero potential between the gate
terminal and S2. Here we have assumed that the potential between the gate and S1 is large
enough to result in pull-in of S1 to the drain terminal. Because the drain is left floating the
drain terminal takes on the voltage applied to S1 which is VSS (logical 0).
Now, in figure (b) we have the logical case Vin = 0 and Vout = 1. For this case
VGS = VSS (logical 0), VS1 = VSS, and VS2 = VDD, thus there exists some potential between
the gate terminal and S2, and zero potential between the gate terminal and S0. As for case
1, we assume that the potential between the gate and S2 is large enough to result in pull-in
of S2 to the drain terminal. Because the drain terminal is left floating the drain terminal
takes on the voltage applied to S2 which is VDD (logical 1).
It is this case that can result in potential failure of a CMEMS/CNEMS inverter. When
the drain takes on voltage VDD the potential between the drain and S1 becomes non-zero and
is equal to VDD − VSS. This potential will result in an electric static load that will displace
S1 some distance towards the drain. If the potential is sufficiently small then the beam will
reach some stable equilibrium point (section 3.4.3), and the device will operate as intended.
However, if the induced potential is large enough S1 will be actuated by S2, resulting in a
short between S1 and S2 and failure of the device.
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5.8.2 FEM/FLFD Aided Design Study
5.8.2.1 Motivation for the Design Study
Based on the described operating principle, at first-glance it would that a CMEM-
S/NEMS inverter can be constructed any identical pair of complementarily biased 3-terminal
switches, and this was the initial approach taken by this research effort. The thinking was
that because 3-terminal WALD switches had been successfully developed, WALD CNEMS
inverters should immediately follow. As such, WALD CNEMS inverters were fabricated in
parallel with 3-terminal WALD switches. Fabrication results are shown in figure 5.21.
The inverters were fabricated using the same process used for 3-terminal technology.
The devices shown have the following dimensions: 4,000 x 500 x 32 nm (sources), Gw = 1750
nm ,Dw = 500 nm, gDS = 20 nm, and gGS = 50 nm. Finally, the devices were fabricated
monolithically, meaning that common gate and drain terminals were fabricated by steps 1-4,
and both sources were generated at the same time by steps 5-6 of process 5.6.1. Alternatively,
separately fabricated 3-terminal switches could be connected via bonding pads.
Figure 5.21: SEM images of monolithically fabricated WALD CNEMS Inverters; Designed
Dimensions: (S) 4,000 x 500 x 32 nm, (D) 500 x 500 nm, (G) 1,750 x 500, gapDS = 20 nm,
gapGS = 50 nm
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Characterization of these devices was unsuccessful. It was observed that while the
individual components of the devices switched as they were expected to (based on prior
characterization studies of 3-terminal switches), no inverter operated as designed. Instead
of producing a voltage transfer curve, IV characterization only showed 3-terminal switching
or shorting at pull-in.
The devices shown in figure5.21 have narrow drains and overlapping gate and drain
electrodes because they were fabricated before the effort to correct for overlap and gate to
drain shorting. After the initial study of cavitation/RIE effects on fabricated geometry was
completed (section 5.7) the initial inverter design was redesigned in the same way that the
3-terminal switches were, i.e, mask files were altered to compensate for caviation/RIE effects,
and drains were widened to prevent shorting at actuation. Unlike the re-designed 3-terminal
switches, testing and characterization of re-designed inverters showed no improvement in
inverter behavior. IV studies still showed 3-terminal switching instead of the VTC expected
for a functioning inverter.
This monotonous design/test/re-design iteration process was repeated several times.
Each iteration a feature of the geometry, such as drain width, was changed, but iteration
cycle the testing showed the exact same results. It became obvious that some design rule
was missing, and that a fixed-fixed CNEMS inverter similar to those fabricated could not
be constructed using the 3-terminal WALD switches already developed. At this point it
was realized that a proper design study needed to be conducted to interrogate the design
space and behavior of the 3-terminal electrostatically actuated switches used to construct a
CMEMS/CNEMS inverter. The failure of these CNEMS inverters motivated the analytic
modeling described in chapter 3, the completion/extension of a FEM model of 2-terminal
TF electrostatically actuated switches, which resulted in the FEM/FD numerical model
described in chapter 4 and the following design study.
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5.8.2.2 Design study: Rectangular 3-terminal WALD NEMS Switches
To investigate the possibility that WALD CNEMS inverters failed because the pull-in
voltage between the source and drain electrodes (Vpullin,DS) was smaller than the pull-in
voltage between the source and gate electrodes (Vpullin,GS), and to find an experimentally
elusive feasible solution, a numerical study was conducted using the MATLAB software given
in Appendix F. In the following study the dependance of Vpullin,DS and Vpullin,GS on width
of the drain electrodode were explored. All other relevant geometric parameters, such as
source length, source width, and gap heights were held constant. In this way the effect of
the width of the drain on Vpullin,DS and Vpullin,GS could be isolated and explicitly studied,
and the effect of the gate width implicitly studied.
For the numerical design study a theoretical WALD 3-terminal switch having dimen-
sions: (S) 5,000 x 500 x 32 nm, gDS = 20 nm, gGS = 50 nm, was modeled. The results of
the design study are given in figure 5.22.
5.8.2.3 Conclusions
In figure 5.22, Vpullin,DS and Vpullin,GS have been plotted as a function of drain width for
the device geometry described above, and the data series fit by an exponential (Vpullin,GS Vs.
gate width) and power-series function (Vpullin,DS Vs. gate width). It is clear from the figure
that the set of points belonging to these curves remain disjoint for all realistic and fabricate-
able drain widths. Therefore, for all realistic drain widths (DW > 0) Vpullin,DS < Vpullin,GS,
meaning that for the logical case Vin = 0 both sources will be actuated. Thus it has been
shown that there exists no feasible design space! In other words, it is impossible to construct
a WALD CNEMS inverter whose components are fixed-fixed WALD NEMS rectangular 3-
terminal switches using the developed technologies.
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Figure 5.22: FEM/FD Design Study for fixed-fixed CNEMS Inverters with rectangular pro-
files. The theoretical design has a fixed length and width of 5 um and 500 nm, and gDS
and gGS are fixed at 20 nm and 50 nm respectively. For the study the gate actuated pull-in
voltages and drain actuated pull-in voltages were studied as a function of drain width. The
study revealed that the two curves are disjoint for all possible designs. This means that no
feasible design exists for a TF CNEMS inverter constructed from two rectangular fixed-fixed
3-terminal switches with out-of-plane functionality.
5.8.2.4 Design study: Symmetric Bow-tie 3-terminal WALD NEMS Switches
The design study proved its merit by revealing that for the feasible length scale there
exists no feasible design space for the construction of WALD CNEMS inverters whose com-
ponents are fixed-fixed rectangular 3-terminal switches using the technologies developed by
this work. To design a working WALD CNEMS inverter the first question that should
be asked and answered is: ”What is the definition of the feasible design space?” A feasi-
ble design space for a CMEMS/NEMS inverter is one such that for all points in the set
Vpullin,GS < Vpullin,DS. Therefore, any 3-terminal switch design whose gate and drain actu-
ated pull-in voltages were members of this set should theoretically be a sufficient component
for the construction of a CMEMS/NEMS inverter, because the logical case Vin = 0 would
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not result in the unintentional actuation of the source biased by VSS.
The second pertinent question is: ”How can we construct a feasible design space using
the developed fabrication technologies?” Because the feasible space includes all designs such
that Vpullin,GS < Vpullin,DS, one could imagine by looking at figure 5.22 that the feasible
space might be constructed by shifting either the locus of points Vpullin,GS downward, or
the locus of points Vpullin,DS upward, such that the two sets intersect. This would result in
some region to the left of the intersection corresponding to designs satisfying the necessary
condition Vpullin,GS < Vpullin,DS.
The final question remaining to be answered is: ”How can this be construction be
achieved?” Because the pull-in voltage of an electrostatically actuated device is proportional
to the gap height it is possible to shift the set of points Vpullin,DS upward by increasing gDS.
However, if this approach is explored, the fabrication process will require that gGS also be
increased. While feasible solutions may be found by this approach they will undoubtedly be
limited by the fabrication technology itself. Because PMMA resist is used as a mask in the
RIE step used for defining gap heights, and the resist/mask must remain thick enough such
that metal deposition and lift-off post RIE is possible, there is a very real physical limit for
the maximum gap height that may be fabricated using this process. Furthermore, as has
been seen by characterization of cavitation/RIE effects, the minimum pattern width written
by e-beam lithography is governed by the the resist thickness and RIE etch time. Thus the
fabricate-able drain width is limited by it’s entrenchment depth.
The next option is to keep the Vpullin,DS curve stationary and lower the Vpullin,GS curve
until the two curves intersect. Because the pull-in voltage of an electrostatically actuated
device is inversely proportional to A1/2 it is possible to lower Vpullin,GS by increasing A, where
A is the overlap area between the gate and source electrodes. Thus feasible designs may be
found for designs which have a large overlap area between the gate and source and a much
smaller overlap area between the drain and source.
The first shape that comes to mind is that of a bow-tie. Bow-tie shaped fixed-fixed
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electromechanically actuated switches have been used in RF MEMS since the mid 1990s
[78, 77, 76]. In RF MEMS switches RF power and switching speed are particularly important.
Fixed-fixed bow-tie structures proved to be perfectly suited for RF switching applications.
Fixed-fixed bow-tie structures are stiffer when compared to a similarly scaled fixed-fixed
rectangular structures, which results in bow-tie switches having a higher switching speed.
Also, because the anchors of a bow-tie structure are larger than for a rectangular structure,
a much greater force, which is distributed at the anchors, can be carried by the switch.
These two advantages that bow-tie structures hold over rectangular structures allowed for
the development of reliable high-performance RF MEMS switches. An example of an RF
MEMS switch is shown in figure 5.23.
Figure 5.23: A bow-tie shaped 2-terminal capacitive RF MEMS switch [78]
It is quite interesting to note that the reasons why the bow-tie structure has proven
it’s utility in RF MEMS applications is completely different from why I have reasoned that
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this shape is a feasible design for a 3-terminal WALD NEMS switch to be used to construct a
WALD CNEMS inverter. In RF MEMS switching the bow-tie is shape resulted in improved
switching speed, power handling, and reliability – which are all important traits for a high-
quality MEMS/NEMS inverter. However, my primary interest in the design is that by using
the bow-tie shape with the 3-terminal electrode layouts already explored by this research
effort, the shape can deliver a large AGS : ADS ratio, which should theoretically result in
feasible 3-terminal switch designs whose gate and drain actuated pull-in voltages are such
that Vpullin,GS < Vpullin,DS.
A design study was conducted to explore the bow-tie shape in search of a feasible set
of designs using the MATLAB software given in Appendix F that is based off of the model
described in chapter 4. In this study Vpullin,GS, Vpullin,DS were studied as a function of drain
width and the bow-tie parameter WM . Figure 5.27 shows a schematic of a general bow-tie
shape with bow-tie shape parameters given. To isolate the dependence of the pull-in voltages
on the drain width and WM , all other relevant geometry parameters were held constant.
The devices studied had the following fixed dimensions: (S) L = 5, 000nm, t = 32 nm,
Wo = 250 nm; gDS = 20 nm, gGS = 50 nm. The results of the design study are given in
figure 5.25.
5.8.2.5 Conclusions
The study was successful in that a feasible design space was identified. The feasible
region has been circled in figure 5.25. Vpullin,DS and Vpullin,GS for WM = {3, 3.5} um have
been plotted as a function of drain width for the device geometry described above, and
the data series fit by exponential functions (Vpullin,GS Vs. gate width) and a power-series
function (Vpullin,DS Vs. Gate width). In the study the parameter WM was varied from Wo
to 3.5 um. The case WM = Wo is corresponds to a rectangular structure. As is seen by
comparing the bow-tie and rectangular studies, figures 5.25 and 5.22, this case is identical
that studied by the previous study, and has been included here to emphasize the disparity
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Figure 5.24: Schematic of a bow-tie shaped structure with bow-tie parameters labeled; L :=
length, DW := drain width, Wo := minimum half-width, WM := maximum half-width
between structures.
It was observed that Vpullin,DS is independent of the parameter WM for all designs
explored. This makes sense because for all the designs studied the electrostatic load for
drain actuation is distributed only over the region where W = Wo. Thus regardless of
whatever value WM may be, for some prescribed value of DW the modeled devices have the
same bending moment of inertia, which implies the same stiffness, and therefore the same
pull-in voltage for equal. This was also shown analytically in chapter 3.
The effect of increasing the bow-tie parameter, i.e., changing the profile from a rectan-
gle to a bow-tie, was to decrease the gate actuated pull-in voltage as was predicted. We see
that for WM = 3.5 um the locus of points corresponding to VGS has been lowered such that
the set of points VGS and VDS (for all designs) intersect. The sets intersect for DW ≈ 375 nm.
Thus any bow-tie shaped 3-terminal WALD NEMS switch having dimensions: L = 5000 nm,
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Figure 5.25: FEM/FD Design Study for fixed-fixed CNEMS Inverters with bow-tie profiles.
The theoretical design has a fixed dimensions: L = 5000 nm, gDS = 20nm, gGS = 50, and
Wo = 250 nm For the study the gate actuated pull-in voltages and drain actuated pull-in
voltages were studied as a function of drain width while the bow-tie parameter WM
WM = 3.5 um, Wo = 250 nm, gDS = 20nm, gGS = 50 and DW < 0.375 um is a feasible de-
sign satisfying the condition Vpullin,GS < Vpullin,DS required to construct a fixed-fixed WALD
CNEMS inverter. Furthermore, we can conclude that any designs with dimensions residing
left of the intersection are feasible 3-terminal designs.
5.8.3 Design and Fabrication of Bow-tie Shaped 3-terminal WALD NEMS
Switches
Based on the characterization of cavitaion/RIE processing effects and the described nu-
merical design studies WALD NEMS bow-tie inverters/3-terminal switches with entrenched
electrodes have been designed and fabricated. The bow-tie study revealed that D∗W ≈ 375
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um was the critical drain width, which means that DW < D
∗
W to ensure Vpullin,GS < Vpullin,DS.
Furthermore, in order to avoid the unstudied, and possibly deleterious effects of source/gate
contact resistance the difference ∆V = Vpullin,DS−Vpullin,GS should be maximized if possible.
The dimensions of the fabricated bow-tie WALD NEMS devices are as follows: L =
5000 nm, WM = 3.5 um, Wo = 200 nm, gDS = 15nm, gGS = 50 and DW = 300 nm.
For the fabricated devices Wo was reduced from 250 to 200 nm to increase both Vpullin,DS
and ∆Vpullin. Using the developed models these devices are expected to have the following
actuation characterisitcs: Vpullin,GS = 1.1427 V, Vpullin,DS = 1.226 V, and therefore ∆Vpullin =
0.0833 V, figure 6.20. Fabricated WALD NEMS bow-tie inverters/3-terminal switches are
shown in figure 5.27.
Figure 5.26: Expected pull-in voltages for fabricated WALD NEMS bow-tie 3-terminal
switch: Vpullin,GS = 1.1427 V, Vpullin,DS = 1.226, and ∆Vpullin = 0.0833
5.8.3.1 Fabrication Results
The fabrication of WALD NEMS bow-tie devices went well, but after release visual
inspection via SEM revealed that the majority (≈ 80%) of devices were fractured as is shown
in figure 5.27. All of the fractured devices failed at the sharp corner (a stress concentration)
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Figure 5.27: SEM images of 3-terminal bow-tie switches. Figure (a) shows a bow-tie WALD
structure that has fractured as a result of residual tensile stress in the ALD film. Figure (b)
shows an un-fractured WALD structure.
where the width of the WALD structure suddenly becomes parallel. Thin-film fabrication
processes similar to those developed here, where structures are etched from thin-films de-
posited over the entire substrate, are known to introduce fabrication-induced tensile stresses
in etch-defined structures. It is thus hypothesized that the fabrication-induced tensile stress
at the corners is large enough to exceed the ultimate-tensile strength of the WALD material,
thereby resulting in fracture of the structures.
5.8.4 Design of Poly-tie Shaped 3-terminal WALD NEMS Switches
If the hypothesis that the fracture observed for the fabricated WALD NEMS bow-tie
devices was caused by stress concentrations is true, then failure can be avoided by simply
removing, or minimizing the stress concentrations in the structure. On a macro-scale this
is typically accomplished by filleting sharp corners. The same approach is taken here, but
instead of defining some fillet radius for all of the corners a continuous nth order polynomial
function is used to fit the geometric parameters WM and Wo. Depending on the order of
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the polynomial, more fitting points can be defined to ensure that WM and Wo are exactly
satisfied. Because structures whose profiles are defined in this way resemble filleted bow-tie
stuctures they have been dubbed ”poly-tie” structures.
5.8.4.1 Tensile Stress and Stress-concentration Study
Before fabricating WALD NEMS poly-tie devices an FEM study of the maximum
von Mises stress in similarly scaled bow-tie and poly-tie structures under a tension was
conducted using SIMULIA’s Abaqus FEA software. The goal of the study was to investigate
the approximate efficacy of a poly-tie structure at reducing the maximum von Mises stress
found in a bow-tie structure under tension. Because the value of tensile stress in the WALD
is unknown, an arbitrary tensile load of 100 Pa was applied to the structures and the ratio
of maximum stresses calculated. In this way it was possible to reach some approximate
understanding of how the shape of these structures magnifies the fabrication-induced tensile
stress.
The shape of the poly-tie structure was constructed by fitting the bow-tie parameters
WM and Wo using a 9
th order polynomial to describe the the profile of the device in the
quadrant defined by −L/2 ≤ x ≤ 0 and z > 0. That curve was then mirrored across the two
axes of symmetry defined by the x-y and y-z planes to complete the construction. In this
way the shape of the similar bow-tie is preserved, with the corners replaced by smooth and
continuous curves.
For the study the dimensions of the modeled bow-tie structure remained unchanged
from those fabricated. The study results are shown in figures 5.28 and 5.29. Looking at figure
5.28 we see that the maximum of the von Mises stress field for a bow-tie structure under
tension is at the rectangular center where the fabricated devices were observed to fracture.
Furthermore, the the region of maximum stress coincides with the entire rectangular span.
Comparing this to figure 5.29, we see that the induced von Mises stress field for the 9th order
poly-tie structure is markedly different. The maximum of the stress field is still found at the
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Figure 5.28: FEM stress analysis of a bow-tie structure in tension
Figure 5.29: FEM stress analysis of a poly-tie structure in tension
beam center, but the region of maximum stress no longer coincides with the entire connecting
span (−DW/2 ≤ x ≤ DW/2). Instead the maximum von Mises stress is concentrated along
the edge of the structure coinciding with the region of maximum curvature.
Numerically speaking, for the applied load the maximum Von Mises stress in 9th order
poly-tie was reduced by 35% as compare to that in the bow-tie structure. This is a signifi-
cant reduction of stress achieved by simply smoothing out the corners of a feasible bow-tie
geometry. Based on this stress analysis 9th order poly-tie WALD NEMS 3-terminal switches
were pursued in place of bow-tie geometries as the fundamental building blocks for WALD
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CNEMS logic devices.
5.8.4.2 9th Order Poly-tie Design
In order to further attenuate the stress-field in the WALD structures the poly-tie
devices were designed to be slightly larger than the previously fabricated bow-tie devices.
This was done by increasing length of the structure from 5 to 8 um, and increasing the
parameter WM from 3.5 to 5 um. For this design the drain width and parameter Wo remain
unchanged. The increase in length and associated increase in AGS substantially lowers the
theoretical gate and drain actuated pull-in voltages, increases ∆Vpullin, and expands the
feasible solution space, figure 5.30.
Figure 5.30: Feasible design space for a 9th order WALD NEMS poly-tie 3-terminal device
with critical dimensions: L = 8 um, Wo = 250 nm, WM = 5 um
The increase in ∆Vpullin allowed for the gap heights to be modifed; to this effect gGS was
increased to ≈ 65 nm and gDS decresed to ≈ 15 nm. Fixed-fixed electrostatically actuated
MEMS/NEMS switches are known to pull-in at gap heights corresponding to ≈ 0.55% of the
initial gap height, thus by increasing the gap height between the gate and source the source is
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ensured to make contact with the drain electrode in the so-called linear-regime. This design
alteration should make operation of these devices more reliable and prevent snap thru to the
gate upon actuation.
The points fit by the 9th order polynomial that defines the profile of the poly-tie devices
are listed in table 6.3, and the resulting poly-tie profile is shown in figure 5.31. Using the
developed models these devices are expected to have the following actuation characterisitcs:
Vpullin,GS ≈ 0.38 V, Vpullin,DS ≈ 0.61 V, and therefore ∆Vpullin ≈ 0.23 V, figure 6.20.
Table 5.7: Poly-tie geometry/fitting parameters
p1 (0, WM)
p2 (L/2-DW/2, 0.75DW )
p3 (L/2, Wo)
p4 (L/2+DW/2, 0.75DW )
p5 (L, WM)
Figure 5.31: Schematic of a 9th order poly-tie WALD fixed-fixed beam with critical dimen-
sions: L = 8 um, Wo = 250 nm, WM = 5 um
Compared to similarly scaled bow-tie structures the feasible design space for poly-
tie structures is much larger. As a result, poly-tie switches can be designed such that the
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Figure 5.32: Expected pull-in voltages for designed WALD NEMS poly-tie 3-terminal switch:
Vpullin,GS ≈ 0.38 V, Vpullin,DS ≈ 6.1, and ∆Vpullin = 0.23 V; Modeled device dimensions:
L = 8 um, gDS = 15 nm, gGS = 65 nm, Wo = 250 nm, WM = 5 um
difference between VDS and VGS is much greater than is possible for a similarly scaled bow-tie
devices, which makes them a more attractive option for the construction of complementary
WALD NEMS inverters, or any other logic device that can be constructed in a similar
manner. Furthermore, because the structure significantly reduces the maximum stress caused
from residual stresses in the WALD film, the reliability of poly-tie devices should exceed that
of bow-tie devices.
Chapter 6
Characterization of WALD NEMS Devices
6.1 Overview
The following chapter summarizes experimental results pertaining to characterization
of the devices described in chapter 5. The chapter is organized into sections that focus
on a specific characterization technique, and these sections are further organized by device
type. Specifically, the first section summarizes the typical switching behavior of each device
described by chapter 5 as characterized by IV curves. Here two different experimental setups
are described and compared. The second section details the characterization of the switching
speed of a 3-terminal WALD Switch described in chapter 5, section 5.7. The third section
summarizes the characterization of tunneling currents measured via IV characterization of
the 1st and 2nd generation 2-terminal WALD devices described in chapter 5, sections 5.3 and
5.5. Finally, the the reliability of several types of WALD NEMS switches is reported.
6.2 IV Characterization of Switching Behavior
6.2.1 1st Generation 2-terminal WALD NEMS Switches
The pull-in voltages of the WALD NEMS switches were characterized by the measure-
ment of I-V curves. The measurements were performed using an HP 4145B semiconductor
parameter analyzer, MC systems 8806 probe station, and custom LabView VI used to con-
trol the parameter analyzer. The IV curves were measured by sweeping a bias voltage from
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0 to Vmax in 20 mV intervals and recording the current between the drain and source of
the device. Here Vmax represents a value typically greater than observed actuation, which
is defined by an exponential increase in measured current. For these sweeps current was
limited to avoid burn-out. Similar testing techniques have been reported to characterize
CNT switching behavior [226, 135, 117, 103, 61].
Pull-in characterization of two WALD bridge type devices (dimensions: 2,000 x 700
x 30 nm, gGS = 50 nm) was accomplished using the method described above, with the
current limited to 100 nA and 500 nA. The current limit was increased from 100 nA to 500
nA because it was hypothesized that devices were not making a strong contact with the
actuation electrode, and therefore the current measured might in fact have been tunneling
current not contact current.
The IV curve shown in figure 6.1 shows an actuated device with current limited to 500
nA. Pull-in is clearly shown where the magnitude of measured current increases by several
orders over a small change of applied voltage. The resulting IV curve has the approximate
shape of a square wave, which is indicative of a properly operating device (on-off, etc).
Current was ultimately limited to 100 nA because the pull-in event was still observed
in generated IV curves, and the measured pull-in voltage for switching cycles limited to 100
nA was not significantly different from those with current limited to 500 nA. Figure 6.2 shows
the average pull-in, and pull-out voltage for a bridge device over five cycles. The average
pull-in voltage over 5 cycles for this device was found to be ∼5.9 Volts, and the average
pull-out voltage ∼3.6 Volts. The hysteresis observed is a result of the attractive Van der
Waals force between the gold electrode and WALD device. Pull-in voltage was measured 19
times between two different devices with current limited to 100 nA, and the average pull-in
voltage was found to be 4.93 ± 0.307 Volts. This value compares favorably, within 6%, to
the theoretical pull-in voltage of 5.24 Volts for a pinned-pinned device.
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Figure 6.1: I-V curve for a WALD switch with current limited to 500 nA, Pull-in voltage ∼
5.4 volts
Figure 6.2: Average pull-in and pull-out I-V curves over 5 cycles for a WALD switch with
current limited to 100 nA
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6.2.2 2nd Generation 2-terminal WALD NEMS Switches
The pull-in voltages of the WALD NEMS switches were characterized using I-V curves
to identify pull-in. The measurements were performed using an HP 4145B semiconductor
parameter analyzer, MC Systems 8806 probe station, and custom LabView VI used to control
the parameter analyzer. The curves were measured by sweeping an applied bias in 100
mV intervals from 0 to Vmax. Here Vmax represents a value typically greater than observed
actuation, which is defined by an exponential increase in measured current. For these sweeps
current was limited from 500-1,000 nA to prevent burn-out. Similar testing techniques have
been described in section 6.2.1.
The IV curves shown in figure 6.3 show the switching behaviors of the device in air at
atmospheric pressure, figure 6.3a, and at a pressure of 30 mTorr, figure 6.3b, with different
current limits. Switching behavior was tested at varying currents because lifetime testing of
the devices in section 6.5 revealed consistent failure at currents greater than 500 nA. The
NEMS trench devices described here experienced no failure during these tests and easily
handled currents more than 1 µA. It is thought that the previous devices failed mechanically
for currents greater than 500 nA, because if the device did not make full contact with the
electrode, as the current level was increased so would have been the applied electrostatic
load, and thus the induced stresses.
The switching behavior in air compared to vacuum differs drastically as can be seen
in figures 6.3a and b. The curves measured at atmospheric pressure are parabolic in shape,
while sharp steps (abrupt increases in current) are observed for curves measured in vacuum.
The steps observed in the IV curves measured in vacuum resemble those seen for electrical
transport in a linear chain of gold atoms [190], as well as graphene based atomic-scale switches
[205]. Standley et al. suggest that the observation of conductance steps is likely indicative
that the device conductance states are multiples of highly transmitting quantum channels
[205]. This indicates that for our devices contact between asperities may play an important
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role in device operation and performance. Finally, figures 6.3 a and b show that there is
quite a difference in pull-in voltage when the device is actuated in air versus vacuum. In air
the pull-in voltage ranged between 1.5 and 2 Volts throughout the range of varied current
limits, but in vacuum the pull-in domain increased to ∼1.5-2.7 Volts.
Figure 6.4 shows the pull-in voltage of the device in air and vacuum (30 mTorr) with
current limited to 500 nA. In this figure the difference in pull-in behavior is more apparent.
In air the pull-in voltage is ∼ 1.75 Volts, and in vacuum ∼ 2.25 Volts. Of greater interest
however is the shape of the curves. As seen in figure 6.3 a the IV curve in air is continuously
parabolic over the domain of applied voltage, but the IV curve in vacuum begins parabolically
and then displays a discontinuous exponential increase at pull-in. Also to be noted: for low-
currents (<100 nA) the IV curve in vacuum is much more shallow than that of the IV curve
for the same device in air.
The large range of pull-in voltages measured in air at atmospheric pressure having a
median of ∼ 1.8 Volts, varies from the theoretically predicted pull-in of ∼ 3.75 Volts by
∼ 50%, if the devices are modeled having fixed-fixed boundary conditions. If we choose to
model the WALD Trench NEMS devices as simply-supported, as was the case in section
5.3, and as suggested by Chang et al [38], then the theoretically predicted pull-in voltage
becomes 1.67 Volts. Simply supported boundary conditions may be more appropriate for
modeling of ultra-thin beams in contact mode because during deformation atoms are thought
to slide past one another in the amorphous WALD structure. Using this approximation the
median experimentally measured pull-in voltage is within 8% of the theoretically expected
value. The average pull-in voltage for our two-terminal 50 nm generation of WALD devices
was found to be 4.93 ± 0.31 Volts, which was within ∼13% of the theoretically predicted
value of 4.33 Volts. The pull-in voltage of both devices is comparable to that of a similarly
dimensioned CNT device [117].
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Figure 6.3: IV curves in air varying current limits b) IV curves at 30 mTorr varying current
limits
6.2.3 3-Terminal WALD NEMS Switches
The standard method for characterization of NMOS transistors [209, 185] was used
to characterize the 3-Terminal WALD NEMS switches. Just as for two-terminal devices,
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Figure 6.4: IV curve comparison, 1 atm Vs. 30 mTorr with 500 nA compliance
the pull-in voltages of the 3-Terminal WALD NEMS switches are characterized via mea-
surement of IV curves. However, for a three-terminal device the pull-in voltage dependency
on applied gate bias must be studied. Device characterization was accomplished using two
different experimental setups. The first apparatus has been described, and the second will
be introduced and described by section 6.2.5.
For 3-terminal WALD NEM switches fabricated prior to 2010, the characterization was
accomplished using HP 4145B semiconductor parameter analyzer, MC Systems 8806 probe
station, and a custom LabView VI used to control the parameter analyzer as previously
described. IV curves were generated by linearly sweeping an applied bias between drain and
source (VDS) from 0 to 7 Volts in 100 mV intervals, while applying a constant bias between
the gate and source (VGS). Characterization was completed by generating IV curves for
a set of applied gate voltages, ranging from 0 to 3.5 Volts, stepped in 0.5 Volt intervals.
Current was measured between both the source and drain electrodes (IDS), and source and
gate electrodes (IGS) to identify shorts or any possible leakage current.
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Figures 6.5a-d show characterization results for the device shown in figure 5.10. In
figure 6.5a, all measured data is presented. This includes IDS and IGS Vs. VDS for all
applied VGS. In figure 6.5b only the IV curves for even values of VGS are shown. Finally, in
figures 6.5c-d the IDS and IGS curves are plotted separately.
Characterization of this device revealed two regions of interest. For VGS < 2 Volts,
leakage current was measured between the gate and source electrodes, as seen in figures
6.5a,b, and d. The measured leakage current, IGS had a maximum of ∼ 140 nA for VGS =
0 Volts and was observed to decrease with increasing gate bias. Furthermore, unlike IDS,
which must be limited to prevent burnout, IGS displayed self-limiting behavior. This is most
obvious in figures 6.5a,b where IGS is plotted with IDS. Finally, the pull-in voltage was
observed to increase from ∼4.9 to 6 Volts as VGS was increased from 0 to 1.5 Volts.
For VGS > 2 Volts no leakage current was measured between the gate and source, as
seen in figures 6.5a,b, and d. In this operational regime when VGS is increased from 2 to
3.5 Volts the pull-in voltage was observed to decrease from 4 to 3.5 Volts (as should be
expected). This actuation shift is most easily seen in figure 6.5a. For this device it appears
that optimal operation occurs for VGS = 3.5 Volts, in which case there is no measurable
leakage current, and the actuation voltage is a minimum.
6.2.4 Statistical Characterization of a 3-terminal WALD NEMS Switch
Because it has been observed for each generation of devices that performance varies
from chip to chip, and from test to test, a statistical analysis of the switching characteristics
of the 3-terminal WALD NEMS switch was necessary to draw any significant conclusions
regarding device performance. The goal of the experiment is to verify that the 3-terminal
WALD NEMS switch does indeed perform as a transistor and not just a two-terminal device.
In other words, what we are really interested in knowing is, when the gate bias is increased
does the pull-in voltage actually decrease, as we expect it to, or does the gate bias have no
significant affect on the pull-in voltage?
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For the experiment, one device was characterized 13 times. For each characterization
VDS was applied from 0 to 3.5 Volts in 50 mV intervals, VGS was applied from 0 to 2 Volts in
0.25 Volt intervals, and IDS was limited to 200 nA. Because the population size is less than
30 samples, a normalized distribution was assumed using Students T-distribution. Finally, a
1-way ANOVA and Tukey’s test were used to investigate the null-hypothesis that the pull-in
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Figure 6.5: a) IV curves for VGS ranging from 0 to 3.5 Volts (stepped in 0.5 Volt intervals),
showing both IDS and IGS; b) IV curves for VGS ranging from 0 to 3 Volts (stepped in 1 Volt
intervals), showing both IDS and IGS; c) IV curves showing only IGS; d) IV curves showing
only IDS (the leakage current)
voltages for all applied VGS do not significantly differ.
Average IV curves for corresponding VGS were calculated and compared using a a 1-
212
way ANOVA with a 95% confidence interval. Figure 6.6 shows the average IV curves for
applied gate voltages of 0 and 2 Volts, and figure 6.7 shows the average pull-in voltage and
associated confidence interval for each gate voltage applied. The ANOVA analysis returned
a p-value of 0.0289, which is less than α = 0.05, thus the null hypothesis was rejected,
i.e., at least one of the average pull-in voltages was found to be significantly different than
the others. Because the null-hypothesis was rejected, Tukeys test was required to ascertain
exactly which pull-in voltages were significantly different from each other and which were
not.
Results from Tukey’s test are shown graphically in figures 6.8a,b. In the plots, the
Intervals highlighted in red indicate that they differ significantly from the interval of interest,
highlighted in blue. It was found that the average pull-in voltages for VGS > 1.5 Volts are
significantly lower than the average pull-in voltage for VGS = 0 Volts, figure 6.8a. However,
Turkey’s test also revealed that none of the average pull-in voltages for VGS > 1.5 Volts are
significantly different from each other, figure 6.8b. In fact, most of the pull-in voltages were
found to be statistically indistinguishable, e.g., if we threw out the data for VGS = 0 Volts
none of the pull-in voltages would differ, implying that application of a gate voltage had no
affect on the actuation voltage.
From this analysis we can conclude that if a large enough gate voltage is applied to the
device, the actuation voltage will decrease. Ideally we would expect the actuation voltage
to decrease as the gate voltage increases, but our analysis has shown that this is not true
for all gains in VGS. However, we need to remember that the ANOVA and Tukey’s test
are both affected by the magnitude of variance. If there is very little variance, resulting in
a tight confidence interval, then the tests will be more accurate. However large variance
among populations can result in an artificially high p-value, and wide confidence intervals,
which can make the comparison of sample sets more ambiguous. Looking at figure 6.6, we
see a noticeable jump in variance at pull-in, a result of the non-linear snap through event.
Because the analyses operate on populations of extracted pull-in voltages, and these pull-
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in events are difficult to accurately identify from the experimentally measured data sets,
the populations have artificially high variances, and thus wide confidence intervals. If a
more accurate method for identifying experimentally measured pull-in events were used,
the variance should decrease, thus allowing for a more accurate statistical analysis of the
dependency of actuation voltage on applied gate voltage.
Figure 6.6: Comparison of the average IV curves for a 3-terminal WALD NEMS switch for
VGS = 0 and 2 Volts
6.2.4.1 Shorting of 3-terminal WALD NEMS Switches
As was discussed in chapter 5, IV characterization of 3-terminal WALD NEMS switches
with narrow drains (DW = 0.5−0.7 um) often times showed that the gate and drain electrodes
shorted at actuation. A set of IV curves showing this behavior are given in figure 6.10. These
curves were measured using the HP 4145B parameter analyzer set to linearly sweep VDS from
0-4 V, and vary VGS from 0-1 V in 0.25 V increments each sweep. The current was limited
such that |Imax| = 250 nA, and both IGS and IDS were measured as functions of VDS to
identify shorting.
For all characterization studies reported in this work it was common practice to check
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Figure 6.7: Plot of Confidence Intervals for statistical IV characterization of 3-terminal
WALD NEMS switch
electrode isolation by applying a potential between all combinations of electrodes and at-
tempting to measure any drawn current. Pre-characterization the device tested here showed
isolation between drain, gate, and source electrodes, but it is clear that at pull-in, VDS ≈ 2.25
V, the gate and drain electrodes are shorted. In the figure the short is identified by the re-
flected IV curves, where IGS Vs VDS is exactly IDS Vs VDS reflected across the VDS axis.
IGS is the negative of IDS because for the HP 4145B parameter analyzer positive
currents are defined as those drawn towards a probe, and negative currents are defined as
those drawn from a probe. Thus, we conclude that at pull-in instead of making contact
with only the drain as intended, the source snaps-through to the gate, thereby shorting the
drain to the gate, figure 6.9. Because the swept voltage is applied to the drain electrode,
the measured current is drawn from the gate towards the drain probe during contact, as is
shown by the given set of IV curves.
6.2.5 3-terminal WALD NEMS Switches with Wide Drains
To eliminate drain-to-gate shorting at pull-in the 3-terminal switches were re-designed
such that the drain width was increased from 0.5 to 2 um, while the gate widths were
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Figure 6.8: Tukey’s comparison of average pull-in voltages for a 3-terminal WALD NEMS
switch
Figure 6.9: FEM illustration of actuation induced drain-to-gate shorting of a 3-terminal
WALD NEMS switch
decreased from 1.75 to 1 um; details are found in chapter 5 section 5.7. The switching
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Figure 6.10: IV curve showing common shorting of 3-terminal WALD NEMS switches with
narrow drains; Device dimensions: 4,000 x 500 x 32 nm (S), DW = 0.5 um, gGS = 50nm,
gDS = 20 nm
behavior of the re-designed devices was characterized using an HP 4145B parameter analyzer
as has already been described. The primary goal of this characterization study was to
verify that drain-to-gate shorting was indeed eliminated by increasing the drain width of the
devices. To this end, the dependence of drain-actuated pull-in voltage on VGS was measured
as before. Two different switch designs, fixed-fixed and cantilever, were fabricated and their
characterization is reported here.
6.2.5.1 Fixed-fixed Design, figure 6.11
IV curves for a fixed-fixed 3-terminal WALD NEMS switch having dimensions: 4,000
x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm are given in figure 6.11. The
set of curves were produced by measuring IDS Vs. VDS and IGS Vs. VDS while varying VGS
from 0 to 3 V in 1 V increments. Current was limited to 150 nA, and IGS and IDS were
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measured by the gate and drain electrode probes respectively. For all VGS and VDS, IGS ≈ 0
A, thus it is clear from these that shorting at pull-in between the drain and gate has been
completely eliminated.
For the characterized device Vpullin,DS ranges from 2.25-2.5 V. For all bias cases it is
observed that as VGS is increased Vpullin,DS decreases. This sort of behavior is expected from
a 3-terminal devices because the application of a VGS decreases the gap height between the
source and drain.
Figure 6.11: IDS and IGS Vs. VDS for varying VGS; Device dimensions: 4,000 x 500 x 32 nm
(S), DW = 2 um, gGS = 50nm, gDS = 20 nm
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6.2.5.2 Cantilever design, figure 6.12
IV curves for a cantilever 3-terminal WALD NEMS switch having dimensions 3,000 x
500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm are given in figure 6.12. The set of
curves were produced by measuring IDS Vs. VDS and IGS Vs. VDS while varying VGS from 0
to 3 V in 1 V increments. Current was limited to 250 nA, and IGS and IDS were measured
by the gate and drain electrode probes respectively. For all VGS, IGS ≈ 0 V at pull-in, thus
the drain-to-gate shorting phenomenon is not experienced by these devices.
One interesting difference between these devices and their fixed-fixed counterparts is
that for VGS = 3 V an appreciable current was measured between the gate and source for
VDS < 1V . Unlike shorting currents which are identified for IGS = −IDS, here IDS = 0 A
and IGS > 0 which implies that the current was drawn from the grounded source to the
gate. It is hypothesized that for VGS = 3V and VDS < 1 V, the deflection of the source for
0 ≤ L < 1 um is great enough to induce some sort of tunneling mechanism. As VDS increases
the electric-field interaction between the drain, source, and gate may reduce the magnitude
of the electric field experienced by the tunneling electrons which would diminish the current
density of tunneling electrons. It makes sense that this phenomenon would not be observed
by the fixed-fixed device because the gate-actuated fixed-fixed device is stiffer and therefore
would not experience the same degree of deflection for VGS = 3 V and VDS < 1 V.
For the characterized device Vpullin,DS ranges from 2.00-2.25 V. For all bias cases it
is observed that as VGS is increased Vpullin,DS decreases, as is expected. Furthermore, the
pull-in voltages for the cantilever structure are all smaller than for the fixed-fixed structure,
which is to be expected because for the applied loads the effective stiffness of the cantilever
structure is less than that of the fixed-fixed structure under similar loading conditions [186].
219
Figure 6.12: IDS and IGS Vs. VDS for varying VGS; Device dimensions: 3,000 x 500 x 32 nm
(S), DW = 2 um, gGS = 50nm, gDS = 20 nm
6.2.5.3 Hysteresis
Hysteresis effects for a fixed-fixed 3-terminal WALD switch having dimensions: 4,000
x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm were measured as part of the
described characterization study. To study hysteresis effects VDS was swept forward from
0-3.5 V and then backward from 3.5-0 V, VGS was varied from 0-3 V in 1 V increments, the
current compliance was set to 150 nA, and IDS was measured via the drain probe. Results
from the study are given in figure 6.13.
For all bias cases shown in figures 6.13a-d Vpullin,DS is observed to decrease with increas-
ing VGS as is to be expected. For VGS = 0 V, Vpullout,DS was measured to be approximately
2.65 V, but for all bias cases such that VGS > 0 the pull-out voltage was observed to decrease
from 2.65 V to an approximate average constant value of 1.8 ± 0.11 V. It was found that
for all bias cases such that VGS 6= 3 V the difference ∆V = Vpullin,DS − Vpullout,DS remained
constant with an average value of 0.766 ± 0.065 V. For the case VGS = 3 V no shift was
observed in Vpullout,DS, but it was seen that ∆V was reduced to approximately 0.1 V, figure
6.13d. Pull-in/out voltages as well as their differences are listed in table 6.1.
The fact that ∆V remains constant for the bias cases VGS 6= 3 V shows that the
220
Figure 6.13: Measured Hysteresis of Pull-in/out Switching Behavior for a 3-terminal WALD
NEMS Device; VGS varied from 0-3 Volts; Device dimensions: 4,000 x 500 x 32 nm (S),
DW = 2 um, gGS = 50nm, gDS = 20 nm
Table 6.1: Pull-in and pull-out voltages from IV characterization of a 3-terminal WALD
NEMS bow-tie switch
VGS [V] Pull-in [V] Pull-out [V] ∆ V [V]
0.00 3.35 2.65 0.7
1.00 2.70 1.90 0.80
2.00 2.50 1.70 0.8
3.00 1.90 1.8 0.1
hysteresis for these cases is independent of the applied voltages VDS and VGS; therefore, it is
concluded that the van der Waals interaction between the gold drain electrode and WALD
source is the dominant mechanism responsible for hysteresis. For the case where VGS = 3V
it was observed that ∆V = 0.1 V, which suggests that the electrostatic load induced by
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the applied 3 V gate bias dominates the attractive forces induced by the van der Waals
interaction. Because the pull-out voltage for this case remains unchanged from the other
cases it would appear that for this particular design and bias case VDS ≈ 1.8 V is a very close
to the special equilibrium point where Frestoring = Felctrostatic = FvdW . Finally, this study
reveals that not only are the pull-in voltages of 3-terminal WALD NEMS devices tunable,
but to some degree so is the switching hysteresis of the devices. It is easy to imagine that
WALD NEMS memory elements designed to exploit these characteristics can be constructed.
6.2.6 Gate-actuated Switching Behavior of 3-terminal WALD NEMS Switch-
es/IV Characterization Setup Number 2
At the same time that the 3-terminal WALD NEMS switches were redesigned to correct
for shorting to the gate electrode upon actuation and leakage/shorting between the gate and
drain electrode, as described chapter 5.7, a new apparatus for IV characterization became
available. The apparatus consists of a National Instruments USB -6229 data acquisition
system (DAQ), a 10.1 MΩ resistor, micromanipulator probe station, Ithaco DL Instruments
model 1211 current amplifier, and a Dell Latitude 0530 laptop computer used to control the
DAQ and record data. All equipment is connected by 50 BNC cables.
For IV characterization the DAQ has been configured to provide one variable output
and one constant output. The variable output is swept linearly and all sweep parameters
such as step size, rate, and extents are inputs to the VI. These output voltages are applied
to either the gate or drain electrodes of the 3-terminal WALD NEMS device via the probe
station.
When characterizing WALD devices using the HP 4145B semiconductor parameter
analyzer, it was observed that devices typically burnt out for currents larger than 1 uA. This
required that a current compliance be set to avoid burnout. The only problem with this
method is that it is difficult to determine from current limited IV curves whether or not the
switch fully closed. Usually the current is limited at some value greater than the current
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at snap-through, and it is assumed that if the snap-through event was observed then the
switch must have fully closed. To limit current in this setup a resistor is placed in series
with either the drain or source depending on the desired characterization. Thus, when the
switch closes the voltage drop across the resistor results in some flow of current proportional
to the applied voltage. Because devices previously characterized all had actuation voltages
less than 5 V, a 10.1 MΩ resistor was chosen to limit current to ≈ 500 nA. As will be seen,
the use of a resistor in series with the switch output allows for improved characterization of
switching behavior because once the switch is fully closed a saturation that is proportional
to the resistance value is observed in the measured IV curves.
Finally the output current is converted to an output voltage by the current amplifier.
The current amplifier converts the input current to a voltage proportional to the current
magnitude. For example, if the order of magnitude of the input current is a uA the amplifier
is set such that an input of 1 uA will result in an output of 1 V. Thus the voltage output by the
current amplifier recorded by the DAQ as the output of WALD device is directly proportional
to measured current. The experimental setup for IV characterization is illustrated by a circuit
diagram in figure 6.14.
Figure 6.14: Circuit diagram for experimental IV setup
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6.2.6.1 IV Characterization of gate-actuated 3-terminal WALD NEMS switches
IV curves for a drain and gate-actuated 3-terminal WALD NEMS device having di-
mensions: 4,000 x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm; characterized
using the setup just described are given in figures 6.15 and 6.16. To characterize the drain-
actuated switching behavior of the device the DAQ was set to sweep VDS from 0-2.75 V, VGS
was held constant at 0 V, and IDS was measured by placing the 10.1 MΩ resistor in series
with the device source. Pull-in was observed at VDS ≈ 2.412 V, and pull-out at VDS ≈ 1.781
V. Hysteresis was observed with ∆V ≈ 0.631 V, and is consistent to the magnitude of hys-
teresis measured using the HP 4145B parameter analyzer setup. The measured IV curve for
drain-actuated switching is shown in figure 6.15.
To characterize the gate-actuated switching behavior of the device the DAQ was set to
sweep VGS from 0 - 2.75 V, a constant voltage VDD ≈ 0.5 mV was applied to the source, and
IDS was measured by placing the 10.1 MΩ resistor in series with the drain electrode. The
device began to pull-in at VGS ≈ 2.346 V, and pulled-out at VDS ≈ 1.781 V. As for all of the
3-terminal WALD NEMS switches appreciable hysteresis was observed with ∆V ≈ 0.776 V.
The measured IV curve for drain-actuated switching is shown in figure 6.16.
6.2.7 3-terminal WALD NEMS Bow-tie Switches
IV curves for a gate-actuated 3-terminal WALD NEMS bow-tie switch (figure 6.17)
characterized using the IV setup number 2 are given in figures 6.18-6.19. To characterize the
gate-actuated switching behavior of the device the DAQ was set to sweep VGS from 0-3 V, a
constant voltage VDD was applied to the source, and IDS was measured by placing the 10.1
MΩ resistor in series with the drain electrode. In the figures 3 regions of interest have been
highlighted. Regions shaded in green are regions of current corresponding to source-drain
contact, regions shaded by blue correspond to the range of VGS during source-drain contact,
and regions shaded by gray correspond to the region where the device has made contact with
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Figure 6.15: Drain actuated 3-terminal WALD NEMS switch; Vpullin ≈ 2.412 V, Vpullout ≈
1.781 V; Device dimensions: 4,000 x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20
nm
Figure 6.16: IV curve for a gate-actuated 3-terminal WALD NEMS switch; For the char-
acterization a voltage of 0.5 mV was applied to the drain so that a small current could be
measured upon source-drain contact; Vpullin ≈ 2.346 V, Vpullout ≈ 1.57 V; Device dimensions:
4,000 x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm
the gate electrode.
For the characterized device, IV curves were measured for varying values of VDD. In
figure 6.18a, VDD ≈ 0.075 V, and initial pull-in to the drain was observed at VGS ≈ 2.121 V.
As VGS was increased pull-in to the gate is observed at VGS ≈ 2.386 V. Contact between the
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gate and source is indicated by the linear regions highlighted in figure 6.17a. The regions
shown are approximately inversely proportional to R = 10.1M, which implies strong and
nearly ohmic-contact between source and drain. As VGS was swept from 3-0 V, pull-out
from the gate/source contact to only drain/source contact was observed for VGS ≈ 1.797 V,
and complete pull-out was observed at VGS ≈ 1.5 Volts.
In figure 6.18b, VDD = 0.1 V, and initial pull-in to the drain was observed at VGS ≈
1.631 V. As VGS was increased pull-in to the gate was observed at VGS ≈ 1.876 V. As VGS
was swept from 3-0 V, pull-out from the gate/source contact to only drain/source contact
was observed for VGS ≈ 1.837 V, and complete pull-out was observed at VGS ≈ 1.54 Volts.
Figure 6.18b includes an inset of the region of the IV curve corresponding to source-to-drain
contact.
Figure 6.17: A 3-terminal WALD NEMS bow-tie switch; Device dimensions: L = 5,000,
Wo = 0.4 um, WM = 3.5 um, t = 32 nm (S), DW = 0.3 um, gGS = 65nm, gDS = 15 nm
In figure 6.19a, VDD = 0.25 V, and initial pull-in to the drain was observed at VGS ≈
1.352 V. As VGS was increased pull-in to the gate was observed at VGS ≈ 1.5 V. As VGS
was swept from 3-0 V pull-out from the gate/source contact to only drain/source contact
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was observed for VGS ≈ 0.694 V, and complete pull-out was observed at VGS ≈ 0.414 Volts.
Because the current in the IV curve is dominated by pull-in to the gate electrode, an inset
of the region of the IV curve corresponding to source-to-drain contact, figure 6.19a is shown.
In figure 6.19b, VDD = 1 V, which was evidently large enough to result in pull-in to
the gate electrode. In this figure pull-out behavior is observed as VGS is increased from
0 − 0.35 V. The region of current highlighted by green, VGS ≈ 0.35 − 2.5V corresponds to
source-to-drain contact, and again as VGS is further increased pull-in to the gate is again
observed at VGS ≈ 2.1 V. Strangely, it is observed that as VGS is swept backward from 3 -
0 V it appears that pull-out of the source from the gate to drain electrode does not occur.
Stranger yet, for VGS = 1− 0 V, instead of pulling back into the gate, as would be expected
if the behavior were symmetric, the device appears to experience a nearly complete pull-out,
as IDS ≈ 8 nA. This odd behavior may be due to a slight electrical contact between the
electrodes and the source which could set up a response similar to a voltage divider.
6.2.7.1 Summary of Bow-tie IV Characterization
For all bias cases, excluding VDD = 1 V, it was shown that for even a narrow drain,
3-terminal switching is possible without gate to drain shorting upon actuation. This was
achieved by increasing the gate to source gap height, gGS, from 50 to 65 nm while decreasing
the the drain to source gap height, gDS, from 20 to 15 nm. This allows the gate-actuated
source to make contact with the drain while in the linear displacement regime, thus allowing
for more control over the switching phenomena. The degree of controllability can be described
by the difference between VGS at pull-in to the drain and at pull-in to the gate.
For each bias case an obvious dependence of pull-in/out voltages on VDD was measured.
It was observed that increasing VDD, which causes an initial displacement of the source, had
the effect of lowering all of the pull-in and pull-out voltages, with the pull-in voltages seeming
to follow a power law and the pull-out voltages best fit by a polynomial. Furthermore, the
pull-in voltages describing pull-in to the drain and gate follow the same trend, which implies
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that the degree of controllability is roughly constant. The same is true for the pull-out
voltages describing pull-out from gate-to-drain, and then complete pull-out from the drain
to the open position. This kind of dependence on VDD is welcome news as it implies that
the actuation and pull-out voltages devices can be tuned. All pull-in and pull-out voltages
extracted from figures 6.18 and 6.19 have been listed in table 6.2, and pull-in/out voltages
Vs. VDD for VDD = {0.075, .1, 0.25} plotted in figures 6.20.
The switching behavior of 3-terminal WALD NEMS bow-tie switches was successfully
characterized using the setup described in section 6.2.5, and 3-terminal switching verified.
Compared to similarly characterized 3-terminal WALD NEMS switches with rectangular
profiles the actuation voltage of a bow-tie switch shows a stronger dependence on pre-biasing.
This suggest that this device may be better suited for 3-terminal applications. Finally, it was
shown that for this device the gate-actuated pull-in voltage was less than the drain-actuated
pull-in voltage. This finding completes the switching characterization of this device, validates
the development of the device reported in chapter 5, and verifies that the device geometry
permits the fabrication of 3-terminal WALD NEMS switches as admissible components for
the construction of WALD CNEMS inverters/logic devices
Table 6.2: Pull-in and pull-out voltages from IV characterization of a 3-terminal WALD
NEMS bow-tie switch
VDD [V] Pull-in Drain [V] Pull-out Drain [V] Pull-in Gate [V] Pull-out Gate [V]
0.075 2.121 1.500 2.386 1.797
0.100 1.631 1.540 1.876 1.737
0.250 1.352 0.414 1.5 0.694
1.000 - - 2.386 0.350, 1.797
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6.3 Dynamic Characterization of a 3-terminal WALD Switch: Switching
Speed
The apparatus used to measure the dynamic response of the device to a forcing func-
tion is shown in figure 6.21. The apparatus consists of an Agilent 33250A function/arbitrary
waveform generator, micromanipulator probe station, and an Agilent DSO6012A oscillo-
scope. All equipment is connected by 50 Ω BNC cables. The function generator is used to
apply a square wave to the device source via the probe station. The output waveform is split
and input to channel 1 of the oscilloscope where it is used as a reference signal to extract
the rise and fall times of the switch response as it closes and opens. The switch output is
probed at the drain terminal and at input to channel 2 of the oscilloscope. The switching
speed of the device is then characterized by taking the difference of the rise and fall times
between the reference signal and the switch output.
The switching speed of a 3-terminal WALD switch was successfully measured using the
described apparatus. The dimensions of the characterized device are as follows: 4,000 x 500
x 32 nm (S), DW = 0.5 um, gGS = 50 nm, gDS = 20 nm. Prior to dynamic characterization
the switch’s pull-in voltage was identified via IV characterization by the usual methods.
From IV characterization the pull-in voltage was found to be ≈ 2.814 V, figure 6.23. Based
off of this value, the function generator was programed to output a 150 kHz, 6 VPP square-
wave impulse with a rise/fall time of 55 ns. The impulse was applied to the device and
the response recorded by the Agilent DSO6012A oscilloscope. The rise and fall times of the
reference signal and the switch’s response were automatically measured by the oscilloscope
and are listed in table 6.3, and the reference and response signals are plotted in figure 6.22.
6.3.0.2 Discussion
The switching speed of the device tested was characterized by taking the difference of
the rise and fall times of the input and output signals. As such, the switch was observed
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Table 6.3: Rise/Fall Times
Signal Rise Time [ns] Fall Time [ns]
Reference/Input 55 50
Switch Response 235 265
to close in 180 ns and open in 215 ns. The disparity in switching times is a direct conse-
quence of van der Waals interaction, which has been shown to induce appreciable hysteresis
in the switching behavior of the devices. Because the device was tested as a 2-terminal
switch, it may not be possible to detect failure, say by welding or stiction during dynamic
characterization. Therefore after dynamic testing the device’s switching behavior was again
characterized via IV response. Post-dynamical IV characterization showed the switch to be
un-shorted and operable; however, a large shift in actuation voltage was observed compared
to the characterized pre-dynamical behavior of the device. The post-dynamical pull-on volt-
age was measure to be 5 V, which is an increase of nearly 100% when compared to the 2.8
Volts measured before the switching speed of the device was measured. One explanation for
this behavior may be charging of the device, but that is just speculation as the phenomenon
was not studied further.
The experimentally measured switching time compares well with theory. The minimum
switching time, limited only by the resonant frequency of the device, is given by equation
6.1 [186]. In this equation, VP is defined as the pull-in voltage, VS is the applied voltage,














ρ(x, y, z)dV (6.3)
From the characterization of the device we know that VP and VS are equal to 2.814
and 3 V respectively. The resonant frequency of the device can be approximated using a 1-d
model by equation 6.2, where k is the effective stiffness of the structure, and m is the mass
of the structure, equation 6.3. Using equation 6.2 the resonant frequency is calculated to be
ωo = 5.16 MHz, and using the expressions derived in 3 section 3.2 the effective stiffness has
been calculated to be k = 1.2078 N/m. Hence, from equation 6.1 the resonant frequency
limited switching speed is ts ≈ 116.3 ns.
From the information known about this switch, i.e. it’s actuation voltage, 116.3 ns is
the minimum theoretical switching speed, and was derived neglecting damping effects. If we
consider damping then a more accurate switching speed can be calculated using equations
6.9 and 6.10. The damping dependent quality factor Q is inversely proportional to the
effective viscosity µeff , which is dependent on temperature and pressure. The quality factor
is calculated using equations 6.4-6.8, [186].












Here Kn is the Knudsen number which is the ratio of the mean free path of a gas to the



























According to Rebeiz, equation 6.9 tends to overestimate the actual switching speed,
while equation 6.10 tends to underestimate the actual switching speed. This is a consequence
of assumptions made for for the derivation of the expressions. Those assumptions are not
discussed here, but are discussed by Rebeiz in [186]. Assuming ambient conditions, i.e.,
T = 298 K and P = 760 Torr, switching times have been calculated and are summarized
along with the switching time calculated by equation 6.1, and the experimentally measured
switching time in table 6.4. As stated by Rebeiz, equation 6.9 overestimates the measured
switching time, while equation 6.10 underestimates the measured switching time. The mean
value of the two switching times calculated by equations 6.9 and 6.10 differs from the mea-
sured switching time by only 7%, thus the actual switching time is well bound by the two
approximations.
Table 6.4: Summary of theoretical and measured switching speeds
Method Time [ns] % Difference
Experimental 180 –
Eq. 6.1 116.3 35.40
Eq. 6.9 96.5 46.36
Eq. 6.10 289.6 60.91
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6.4 Characterization of Tunneling Current for WALD NEMS Devices
6.4.1 Characterization of Tunneling Current Using STM theory
6.4.1.1 1st Generation WALD 2-terminal Switches
Tunneling behavior of the 50 nm WALD NEMS two-terminal switches was investigated
using the same methods described in section 6.2.1; however, the bias maximum was 2 V,
and current was limited to 10 nA. Results are shown in figure 6.24a. By following scanning
tunneling microscopy (STM) theory that has been previously applied to MEMS tunneling
accelerometers [129, 48, 85], tunneling current is given by equation 6.11. Here Vb = bias




Following the example set by Cui et al, a semi-log plot was created of measured current
versus displacement, figure 6.24b [48]. Because it was not possible to directly measure the
gap height as a function of applied voltage, device displacement was instead approximated
using two different methods. The first method uses a linear approximation of equation 5.3
to derive a rough closed-form solution for displacement as a function of applied voltage. In
equation 6.12, the displacement has been approximated by assuming the higher-order terms
of length, in equation 5.3, to be insignificant when compared to first order terms of length.
As our length scales are nano this represents a justifiable linearization. In the equation o is
the permeability of free space, A is the area over which the electrostatic load is distributed,







Using equation 6.12, and the semi-log plot of measured current, the barrier height is
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found to be φ ∼ 0.0036eV . Hysteresis for tunneling behavior of the 50 nm WALD device
was also investigated and is shown in figure 6.24c. For this limited range of operation no
hysteresis was observed, implying predictable and controllable device behavior. Because
tunneling current is a function of gap height only, it should remain constant for a given
height, therefore sweeping voltage forward or backward should have no effect on level of
measurable current, as has been shown. The data presented suggest that within a limited
region (before snap-through) the WALD NEMS device may behave as a tunable tunneling
device tunable in respect that the gap height and subsequently measured current can be
adjusted via applied voltage.
6.4.1.2 FEM Enhanced Tunneling Characterization using STM Theory
Device displacement as a function of applied voltage has also been approximated using
the 2-D multi-physics FEM model described in chapter 4 and given in appendix F. Semi-log
plots were created of measured current versus displacement, figures 6.25 and 6.26, using the
displacements approximated by the developed analytic and FEM models for both the 1st
and 2nd generation 2-terminal WALD switches described in chapter 5, sections 5.3 and 5.5.
Results are summarized in figures 6.25 and table 6.5 for the 1st generation devices, and in
figures 6.26 and table 6.6 for the 2nd generation devices.




% Difference 44.30 %
Initially, using the analytic approximation, a barrier height of φ ≈ 0.0036eV was
calculated for the 1st generation devices. Using FEM approximated displacements however,
an improved barrier height of 0.0069 eV has been calculated, a difference of ≈ 44.3%. The
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% Difference 82.50 %
FEM approximation is considered to be an improvement because a barrier height of 0.0036
eV, while comparable to that reported in [85], is very low when compared to that of barrier
heights for MEMS accelerometers typically reported, thus a greater value should be regarded
as more accurate [48, 85, 129].
The extracted barrier height for the 2nd generation device using a linearized analytic
approximation of displacement was found to be ≈ 0.015 eV, and using the FEM approxima-
tion ≈ 0.085 eV, a difference of ≈ 82.5%. These results are quite exciting for two reasons.
First, the barrier height for the trench devices, extracted using the linear approximation of
displacement, is an improvement over the values extracted for the first generation devices
because it is of the same magnitude as barrier heights reported in literature. Second, the
barrier height extracted using an FEM approximation, φ ≈ 0.085eV , compares well with the
reported barrier height of 0.05 eV for typical MEMS tunneling accelerometers that use Au
for the anode/cathode materials, and whose electrodes have some degree of surface contam-
ination [129].
All of the devices described in this dissertation use Au for the anode and W for the
cathode; Au has a work function of ≈ 5.1- 5.47 eV, and W a work function of ≈ 4.32-5.22
eV. Because the work functions of W and Au are similar, it was hypothesized that when
operated as tunneling devices the barrier height of WALD devices would be comparable to
that of the MEMS tunneling devices reported in literature [129]. The surface contaminates
on the devices tested here are likely similar to those discussed by Kubena et al, e.g. organic/
water, and in addition include native WO3, which is known to grow on W when WALD is
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exposed to air. The results reported verify the hypothesis, and strengthen the idea that the
technology developed here may eventually be used to fabricate a new class of tunable NEMS
tunneling devices.
6.4.2 Characterization of Tunneling Using the Extended Field Emission
Model
The tunneling current for four different WALD NEMS devices has been characterized
using the extended field emission tunneling model developed by this research effort and
described in chapter 3 section 3.5. The characterization was accomplished by fitting the
extended field emission model to the experimentally measured IV curve for a given device.
The model parameters φ and γ of equation 3.86 were varied until a good fit was achieved.
In equation 3.86 φ and γ are the effective barrier height in eV and the number of atoms
contributing to the flux of electrons respectively.
As has been discussed in chapter 3 section 3.86, device displacement as function of
applied voltage must be approximated in order to apply the model to a specific electrostat-
ically actuated device. Thus, the switching behavior for each device described was modeled
using the FEM software developed here and given in appendix F. It was necessary to cre-
ate ”equivalent stiffness” models tailored to each specific device. This was accomplished
by scaling the lateral dimensions of the FEM WALD structure until the calculated pull-in
voltage exactly matched the device’s experimentally measured pull-in voltage. The use of
equivalent stiffness models is necessary because experimentally measured pull-in voltages
for WALD switches rarely agree with theoretically predicted values. This may be due in
part to variation in fabricated dimensions, discussed in chapter 5 section 5.7, uncertainty
in boundary conditions, and/or fabrication induced stresses, discussed in chapter 5 section
5.8.4. Whatever the reason may be, the measured discrepancy can be compensated by the
use of equivalent stiffness models. As long as gap heights are un-scaled, the FEM approxi-
mated displacement should accurately reflect the physical displacement for corresponding to
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actual and modeled applied voltage.
Using this method, the model described by equation 3.86 has been specifically used to
characterize the pre-actuation tunneling current for two different 2nd generation 2-terminal
WALD switches, one of which was characterized in air at atmospheric pressure and at 30
mTorr. The IV curves characterized here were given previously by figure 6.4. Both of the
2nd generation devices characterized had approximate dimensions of: 3,500 x 500 x 32 nm,
go = 30 nm, and their tunneling IV curves are modeled and fit in figures 6.27 and 6.28.
The third device characterized is a 3-terminal WALD NEMS switch, such as those
described in chapter 5 section 5.7. The switching behavior of this particular device was
characterized via IV measurements by sweeping VDS and applying a constant voltage of 3
V to VGS. The exact IV curve characterized was given by figure 6.13 as part of the analysis
of observed hysteresis in these devices. The device was measured to have the following
dimensions: 4,000 x 500 x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm, and it’s
tunneling IV curve is modeled and fit in figure 6.29.
Finally, the fourth device characterized is a gate-actuated 3-terminal WALD NEMS
bow-tie switch. The characterized device’s switching behavior has already been discussed,
and the IV curve characterized here given by figure 6.18b. The IV curve that is characterized
here was measured for VDD = 0.1. This device had approximately the following dimensions:
L = 5, 000 nm, Wo = 0.4 um, WM = 3.5 um, t = 32 nm (S), DW = 0.3 um, gGS = 65nm,
gDS = 15 nm.
6.4.2.1 Discussion of Results
The parameters used for the best fit of each IV curve shown in figures 6.27-6.30 are
summarized in table 6.7. As is seen by the figures, an excellent fit can be achieved using the
extended field emission model, equation 3.69, specifically developed for thin-film electrostat-
ically actuated devices. For MEMS tunneling devices having a similar material system to the
devices fabricated and characterized here, barrier heights in the range of0.05 ≤ φ ≤ 0.055
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eV extracted via STM theory have been reported, with 0.55 eV approaching the theoret-
ically expected limit for clean surfaces. For all of the devices/data fit using the extended
field emission model, the barrier heights used were in the range 0.11 ≤ phi ≤ 0.28 eV,
and thus are physically reasonable and in good agreement with those reported in literature
[48, 85, 129, 54],.
Unlike the standard model, the extended model developed by this work makes use of
a second physical fitting parameter – the number of atoms. Excluding the characterization
results for the 2-terminal WALD device characterized in air, only 1-2 atoms were needed
to accurately fit the experimentally measured IV curves. The number of atoms used for
fitting agrees well with theory, because electrons are only expected to be emitted from the
point that has the highest probability of transmission. This unknown point has some some
physically meaningful area, thus the assumption that the point is defined by at least the
cross-sectional area of one atom is reasonable.
Table 6.7: Fitting parameters for figures 6.27-6.30
Figure φ [eV] γ [ atoms]
6.27 0.11 12
6.28 (30 mTorr) 0.15 1
6.28 (630 Torr) 0.128 6
6.29 0.24 1
6.30 0.28 1-2
In table 6.7 it is seen that the smallest lowest values of φ used for fitting correspond
to the two sets of data measured in air at approximately 630 Torr (atmospheric pressure
in Boulder, Colorado). Initially, the smaller values of φ suggest a more severe degree of
surface contamination for these devices. However, as seen by comparing the effective barrier
height of the device characterized in air at atmospheric pressure with that of the same device
characterized at 30 mTorr, it is apparent that φ is not only dependent on surface conditions
of the conductors but also on the environmental pressure. By decreasing pressure the average
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number of molecules in the gate to source gap, as well as amount of water vapor, will also
decrease. Therefore the complicated conduction path/mechanism of the free electrons is also
changed, which may explain the increase in φ seen between these two devices.
Finally, in the most recently developed 3-terminal WALD NEMS devices, the minimum
functional gap height (gDS) was reduced from 30 nm to 15-20 nm. The IV curves of these
devices were characterized by using larger barrier height values, φ = {0.24, 0.28} eV, and
approximately the hypothesized minimum atomic area, γ = {1, 2} atoms. The larger values
of φ appear to indicate that 3-terminal devices were subject less surface contamination;
however, the characterized devices were measured in the same ambient conditions as the
2-terminal devices. Furthermore, the fabrication process for these devices is much more
complicated, thus one would assume that process-related surface contaminants might be
more prevalent on 3-terminal devices. Therefore some other variable must be at play.
Assuming process contamination to be negligible, the primary difference between 2
and 3-terminal devices is their gap height. Using equation 6.7 the mean free path of air in
Boulder at atmospheric pressure is calculated to be ≈ 40 nm. Thus the mean free path of air
at atmospheric pressure is on the same order as gGS of the 2-terminal devices studied, and
more than 100 % greater than gDS for 3-terminal devices studied. Because gGS < λ there is
simply less space for gas molecules to occupy, and thus the probability of molecule-molecule
interaction and electron-molecule interaction is minimized. This suggests that the tunneling
IV curves measured for 3-terminal devices may be more similar to IV curves measured in
vacuum.
As described in chapter 3, the extended model considers electric field effects coupled
with the electromechanical response of MEMS and NEMS devices. Thus, compared to the
standard model which neglects electric field effects, and only considers a square potential
barrier, the extended model offers less of a black box approach. Because the model can be
used to appoximate the entire pre-actuation tunneling IV curve, the results shown in figures
6.27-6.30 suggest that the developed model more accurately approximates the physics of
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MEMS and NEMS electrostatically actuated devices. Using this characterization technique,
empirical equations for φ could be derived to help better understand device physics and the
potential barrier’s dependency on pressure, water vapor, gas medium, and native oxides.
6.4.3 % Difference Error in Characterization Introduced by a Linear Ap-
proximation
To quantify the error introduced to the extended model by linearization of the dis-
placement as a function of applied voltage the IV curves for 2nd generation 2-terminal WALD
devices shown in figures 6.27 and 6.28 were fit using the linear approximation given by equa-
tion 6.12. As is seen in figures 6.31 and 6.32 a very good fit can be achieved using this
approach. The fitting parameters φ and γ used here are listed and compared to parameters
used to fit corresponding FEM approximated IV curves reported in section 6.4.2.
Table 6.8: % Difference Error in Characterization Introduced by a Linear Approximation
Figure FEM (φ/ γ) Linear (φ/ γ) % Diff. Error
6.27 0.11/ 12 .098/ 24 10.9/ 100
6.28 (30 mTorr) 0.15/ 1 0.14/ 3 6.667/ 200
6.28 (630 Torr) 0.128/ 6 0.12/ 12 6.25/ 100
6.4.3.1 Results
Compared to FEM, % difference errors in φ are between 6 and 10 %. The most impor-
tant difference between the two approximations is that, to achieve a sufficient fit using the
linear approximation given by equation 6.12, the parameter γ must be doubled. Physically
this implies that the free electrons are emitted through an atomically defined area twice as
large as that predicted using an FEM approximation. The idea that such a large area could
contribute to the tunneling process runs contrary to the stated hypothesis that the electrons
are emitted from a single point having minimum area and maximum probability of tunneling.
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Regardless of this detail, the characterized parameters φ reported here are still considered
to be more accurate than those extracted using the standard STM method typically cited in
literature [48, 85, 129, 54], and reported in section 6.4.1.
By linearly approximating displacement as a function of applied voltage, accurate
values of the work φ, within 10% of FEM, may be extracted using a completely analytic
model, equation 6.13. The model may also be used to approximate the entire pre-actuation
tunneling IV curve, something that is not possible using the standard model. The use of a
fully analytic model is of particular utility for scientists and engineers who do not have an
FEM background or access to FEM software. Furthermore, the analytic model requires no






































By choosing to use an FEM analysis, and thus taking into consideration the higher-
order terms of the electrostatic load, a more precise approximation of displacement has
been achieved, and consequently a more accurate value for the tunneling-barrier heights of
the presented devices has been extracted using both the STM model and an extended field
emission model developed here. Both 2 and 3-terminal WALD NEMS devices show promise
for a new class of reliable and novel tunneling devices. Acquaviva et al suggest that by
replacing our electrode material with a semi-conducing material the devices would behave
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similarly to metal-air-insulator-semiconductor (MAIS) diodes [6, 5]. Therefore if operated
in the tunneling current regime, the WALD devices would behave as mechanically-tunable
tunneling NEM-MAIS diodes.
6.5 Reliability of WALD NEMS Devices
6.5.1 1st Generation 2-terminal WALD NEMS Switches
Lifetime characterization of 1st generation 2-terminal WALD NEMS switches was ac-
complished using an HP 4145 parameter analyzer to continuously actuate the devices. The
characterized devices with 50 nm gap heights were observed to have lifetimes greater than
those of the devices with 100 nm gap heights reported earlier. Characterization revealed
device life-times < 300 cycles when operated with a current limit between 250-500 nA. This
improvement from devices with 100 to 50 nm gap heights can be explained using FEM mod-
els, section 5.4. The devices with 50 nm gap heights experience less stress than their 100 nm
counterparts during actuation, and are thus able to operate for more cycles before complete
failure. However the devices still experience stresses greater than the yield stress of tungsten,
which is why they continue to fail after a small number of actuation cycles.
6.5.2 2nd Generation 2-terminal WALD NEMS Switches
As with reliability characterization of 1st generation devices, lifetime characterization
of 2nd generation 2-terminal WALD NEMS switches was accomplished using an HP 4145
parameter analyzer to continuously actuate the devices. The devices characterized were
observed to have lifetimes much greater than 1st generation devices. Devices were observed
to fail after ≈ 40000 cycles with current limited to 500 nA. This improvement upon 1st
generation devices can be explained using FEM models, section 5.4. These devices experience
mush less stress than their 1st generation counterparts during actuation due to their decreased
gap heights and increased lengths, which enables them to switch for more cycles before failure.
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6.5.3 3-terminal WALD NEMS Switches
The reliability of 3-terminal WALD NEMS switches was characterized using a much
more sophisticated set-up than was used for 2-terminal devices. Previously device’s lifetimes
were characterized via repeated IV characterization. This was a very time intensive process,
and characterization of the 2nd Generation 2-terminal switches took 3 weeks! A low frequency
reliability characterization apparatus was constructed in December/January 2009/2010 that
allowed accurate and relatively fast reliability characterization of 3-terminal WALD NEMS
switches.
6.5.3.1 Low-frequency Reliability Characterization Apparatus
The apparatus used to characterize reliability is illustrated in 6.33. The apparatus
consists of a National Instruments USB -6229 data acquisition system (DAQ), a 10.1 MΩ,
Agilent 33250A function/arbitrary waveform generator, micromanipulator probe station,
Stanford Research Systems SR830 DSP lock-in amplifier, and an Dell Latitude 0530 laptop
computer used to control the DAQ and record data. All equipment is connected by 50 Ω
BNC cables.
The DAQ is set using a LabView VI to output a constant bias VDD to the switch source
so that a constant current output can be measured when the switch closes. A triangular
wave form of frequency ω4,GS and amplitude V4,GS is output by the Agilent 33250A function
generator and applied the gate terminal. As was done for IV characterization, a resistor is
placed in series with the device drain to prevent burnout while the switch is closed. The
current induced by the the voltage drop across the resistor is input to the SR830 DSP lock-
in amplifier where it is compared to an internal sinusoidal reference source that has been
programmed to have a frequency ωlockin and amplitude Vlockin. The lock-in amplifier is set for
low-current input, and if ω4,GS = ωlockin, outputs a constant voltage directly proportional to
the RMS current to the DAQ. The output of the lock-in amplifier is recorded as a function
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of time by the VI.
The output frequency of a working switch should be identical to the driving frequency
ωGS, thus if the frequency of the internal source of the lock-in amplifier is set such that
ωlockin = ω4,GS the output of lock-in is expected to be constant voltage for the lifetime of
the switch. Hence, for a 3-terminal switch, failure can be identified by a drop or change
in the output of the lock-in amplifier. As will be shown, the setup works equally well for
2-terminal testing; however, failure can only be identified for a broken or burnt-out device.
If a 2-terminal device fails due to stiction, depending on the quality of contact between the
source and gate electrodes, failure will not be obvious. This is untrue for 3-terminal switches
because VDD 6= VGS, therefore if the device were to fail because of stiction to the gate
the output current would change, and this sudden change would be reflected in the output
of lock-in amplifier. Thus during 2-terminal reliability characterization it is necessary to
intermittently inspect the switching behavior of the device via IV characterization.
6.5.3.2 Results
Using the apparatus described, the reliability of a 3-terminal WALD NEMS switch was
successfully characterized. The dimensions of the devices tested are as follows: 4,000 x 500
x 32 nm (S), DW = 2 um, gGS = 50nm, gDS = 20 nm. To test the apparatus, a device whose
gate and drain electrodes were shorted was characterized as a 2-terminal device. A 5 kHz
triangular-wave forcing function with V4,GS = 3.5 VPP was applied to the source electrode
using the function generator, and 0 V applied to the gate and drain-terminals via the DAQ.
A 10.1 MΩ resistor was placed in series with the drain, and the parameters of the lock-in
amplifier’s internal source were set such that ωlockin = 5 kHz and Vlockin = 1 V. Pertinent
scaling and filtering settings of the lock-in amplifier used for reliability characterization are
given in table 6.9. Lock-in output versus time for this characterization is plotted in figure
6.34a.
The reliability of a fully-functioning 3-terminal device was characterized by using the
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exact setup illustrated by 6.33 and described above. A 500 Hz triangular wave forcing
function with V4,GS = 4.5 VPP to the source via the function generator and VDD = 0.5
mV was applied to the source via the DAQ. A 10.1 MΩ resistor was placed in series with
the drain, and the parameters of the lock-in amplifier’s internal source were set such that
ωlockin = 500 Hz and Vlockin = 1 V. Pertinent scaling and filtering settings of the lock-in
amplifier used for reliability characterization are given in table 6.9. Lock-in output versus
time for this characterization is plotted in figure 6.34b.








Characterization of the two devices using the described apparatus was successful. The
drain-actuated switch was observed to operate for more than 11 M cycles, figure 6.34a, and
the gate-actuated switch was observed to operate for ≈ 2.14 M cycles, 6.34b. Failure of the
gate-actuated device is identified in figure 6.34b where the lock-in output drops suddenly
from ≈ 11 nA to ≈ 8.5 nA. Failure of the drain actuated switch is not observed in 6.34a.
The drop in current is because the experiment was stopped to test for possible failure due
to stiction via an IV sweep. Post-reliability IV characterization showed the device to be in
working order so reliability characterization was continued. No failure was observed in the
second reliability test, however, post-reliability IV characterization revealed that the device
had failed via stiction at some point during the second reliability test. For this reason only
the number of cycles recorded during the first test are reported here.
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Without a sufficiently sized sample set no statistically meaningful conclusions can be
stated in regards to the characteristic reliability of these devices. However, we can say that it
appears that the tested 3-terminal WALD switches have lifetimes on the order of 106 cycles,
and that device reliability may be dependent on actuation method and electrode geometry.
It may be possible to explain the apparent dependence of device reliability on both actuation
method and electrode geometry, by considering the effective stiffness of the device under each
loading case.
Applying the expressions derived in chapter 3 section 3.2 to the device and loading
cases studied here, the effective stiffness of the drain-actuated device is calculated to be
≈ 2.02 N/m, and the effective stiffness of the gate-actuated device is calculated to be ≈ 8.73
kN. Therefore we see that for these devices the effective stiffness of the WALD structure
subject to a gate-distributed load is over 4 times greater than when subject to a centrally
located drain-distributed load. Not only does this imply a large difference in pull-in voltages
between the two actuation methods, but it implies that a larger force must be applied in
order to achieve the same displacement required for actuation. A larger force implies greater
stresses, and greater stresses over millions of cycles should be expected to result in shorter
lifetime. In the future this should be studied statistically by varying the width of the gate
and drain electrodes and testing the devices using the apparatus described.
6.5.4 Reliability of 1st Generation WALD NEMS Tunneling Devices
The experimental procedure used for pull-in characterization was modified to accom-
modate lifetime testing for tunneling operation. Current was limited to 20 nA and actuation
voltage was switched directly from 0 Volts to a value large enough to induce electron tun-
neling. A LabView VI code was written to record one sweep for every one hundred cycles.
After several thousand cycles tunneling behavior was examined via an IV curve to ensure the
device had not failed. Using this method we have demonstrated that our two-terminal tun-
able NEMS WALD tunneling device has a lifetime greater than 660,500 cycles, figure 6.35.
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FEM models show maximum Von Mises stresses less than tungstens yield stress for displace-
ments experienced by the mechanical structure of the device during operation. Therefore
mechanical failure of the device should not be expected.
6.5.5 Reliability of 2nd Generation 2-Terminal WALD NEMS Tunneling
Devices
The tunneling-lifetime test was modified for testing the WALD entrenched devices
because of the large amount of time required to conduct the test using a parameter analyzer.
The WALD entrenched devices were actuated by a 300 Hz sine wave with an amplitude of
0.5 Volts and a DC offset of 1 Volt. After several hours the device’s IV curve was measured
using the parameter analyzer to check for failure and to decide if the device was still working
properly.
The WALD entrenched devices have been successfully actuated more than 5 × 106
cycles without failure. IV curves revealed that during testing the actuation voltage for low-
current operation had drifted slightly from ∼ 1 volt to 1.5 Volts, but no drastic difference
in pull-in voltage was observed for contact switching. This increase in low-current actuation
voltage may be due to strain hardening, or possibly to some degree of charge trapping.
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Figure 6.18: IV curve for gate-actuated switching of a 3-terminal WALD NEMS bow-tie
switch; VDD is varied as 0.075, 0.1 V in figures a b respectively; In the figures regions
shaded in green are regions of current corresponding to source-drain contact, regions shaded
by blue correspond to the range of VGS during source-drain contact, and regions shaded by
gray correspond to the region where the device has made contact with the gate electrode;
In figure (a) after pull-in to the gate several saturation regions whose slopes are inversely
proportional to R = 10.1 MΩ are highlighted by dashed lines.
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Figure 6.19: IV curve for gate-actuated switching of a 3-terminal WALD NEMS bow-tie
switch; VDD is varied as 0.25 and 1 V in figures a and b respectively; In the figures regions
shaded in green are regions of current corresponding to source-drain contact, regions shaded
by blue correspond to the range of VGS during source-drain contact, and regions shaded by
gray correspond to the region where the device has made contact with the gate electrode.
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Figure 6.20: Pull-in/out voltage Vs. VDD for the 3-terminal WALD NEMS bow-tie switch
shown in 6.17 characterized in figures 6.18 and 6.19
Figure 6.21: Circuit diagram for experimental impulse response setup; The response of the
device to a square wave is used to characterize switching speed
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Figure 6.22: Square wave response of a drain-actuated 3-terminal WALD NEMS switch, the
the reference signal is plotted in green, and the switch response in blue; From this plot rise
and fall times of 180 and 210 ns were calculated; Device dimensions: 4,000 x 500 x 32 nm
(S), DW = 0.5 um, gGS = 50 nm, gDS = 20 nm
Figure 6.23: Measured IV curves taken before and after the impulse response experiment;
Before the test Vpullin = 2.814V, and after the test this value shifted to Vpullin = 5 V; Device
dimensions: 4,000 x 500 x 32 nm (S), DW = 2 um, gGS = 50 nm, gDS = 20 nm
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Figure 6.24: a) Low current I-V. b) Log(Current) Vs. displacement, φ ∼ 0.0036eV . c)
Hysteresis analysis of tunneling current
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Figure 6.25: Semi-log plot of tunneling current for a 1st generation fixed-fixed 2-terminal
WALD device; Device dimensions: 2000 x 700 x 32 nm, gap ∼ 50 nm
Figure 6.26: Comparison of extracted barrier heights using linear and FEM approximated
displacements for a 2nd generation 2-terminal WALD device; Device dimensions: 3000 x 500
x 32 nm, gap ∼30 nm
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Figure 6.27: Extended tunneling model fit to the IV curve of a fixed-fixed 2nd generation
2-terminal WALD switch; Device dimensions: 3,500 x 500 x 32 nm (S), gGS ≈ 30 nm; Fitting
parameters: φ = 0.11 ev, γ = 12 atoms
Figure 6.28: Extended tunneling model fit to the IV curves of a 2nd generation 2-terminal
WALD switch taken at 1 atm and 30 mTorr; Device dimensions: 3,500 x 500 x 32 nm (S),
gGS ≈ 30 nm; Fitting parameters: φ = 0.128 ev, γ = 6 atoms (1 atm), and φ = 0.15 ev,
γ = 1 atom (30 mTorr)
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Figure 6.29: Extended tunneling model fit to the IV curve of a fixed-fixed 3-terminal WALD
switch; Device dimensions: 4,000 x 500 x 32 nm (S), GW = 1, 000 nm, DW = 2, 000 nm,
gGS ≈ 50 nm, gDS ≈ 50 nm; Device was drain actuated with VGS = 3 V; Fitting parameters:
φ = 0.24 ev, γ = 1 atoms
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Figure 6.30: Extended tunneling model fit to the IV curve of a fixed-fixed 3-terminal WALD
bow-tie switch; Device dimensions: L = 5, 000 nm, Wo = 0.4 um, WM = 3.5 um, t = 32 nm
(S), DW = 0.3 um, gGS = 65nm, gDS = 15 nm; Device was gate actuated with VDD = 0.1
V; Fitting parameters: φ = 0.28 ev, γ = 1− 2 atoms
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Figure 6.31: Extended tunneling model fit to the IV curve of a fixed-fixed 2nd generation
2-terminal WALD switch via equation 6.12; Device dimensions: 3,500 x 500 x 32 nm (S),
gGS ≈ 30 nm; Fitting parameters: φ = 0.11 ev, γ = 12 atoms
Figure 6.32: Extended tunneling model fit to the IV curves of a 2nd generation 2-terminal
WALD switch taken at 1 atm and 30 mTorr via equation 6.12; Device dimensions: 3,500 x
500 x 32 nm (S), gGS ≈ 30 nm; Fitting parameters: φ = 0.128 ev, γ = 6 atoms (1 atm), and
φ = 0.15 ev, γ = 1 atom (30 mTorr)
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Figure 6.33: Circuit diagram for low-frequency reliability characterization experimental setup
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Figure 6.34: Reliability characterization of a gate and drain-actuated 3-terminal WALD
NEMS switch; (a) Device was drain-actuated for ≈ 11 M cycles before failure; (b) Device
was gate-actuated for ≈ 2.138 M cycles before failure; Device dimensions: 4,000 x 500 x 32
nm (S), DW = 2 um, gGS = 50 nm, gDS = 20 nm
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Figure 6.35: IV curve of lifetime testing for a doubly clamped device shown to have a lifetime
> 660,500 cycles. Plot shows 3 sweeps at different cycle numbers during the lifetime testing




The primary focus of the research reported in this dissertation was the development of
CMOS compatible atomic layer deposition (ALD) enabled NEMS switches suitable for high
temperature and or high-radiation environments. As chapters 5 and 6 attest, a great deal of
work has gone into the development of a novel, low-temperature, top-down, CMOS compat-
ible, ALD nano-fabrication process for the development of multi-terminal, electrostatically
actuated NEMS switches and logic devices. The process developed is both an extension of
established micro-surface machining processes, and a unique contribution to state-of-the-art
NEMS thin-film fabrication techniques. The process has been developed over many genera-
tions of devices: from the 1st generation devices, whose design was similar to more traditional
MEMS designs [54], to the more creative and novel 3-terminal designs, which include mul-
tiple entrenched electrodes and symmetric non-rectangular WALD structures. These later
devices have been designed as the fundamental building blocks for thin-film WALD NEMS
logic devices, which could be extended to all mechanical computing architectures.
Besides introducing novel top-down surface micro-machining techniques, the processes
used WALD as a structural material for the first time [54, 52, 195]. The devices fabricated to
date show that WALD, and for that matter any ALD thin-film, is suitable for use in future
NEMS devices. In fact, ALD thin-films are more than suitable when compared to their CVD
counterparts. They are superior because of their conformal coating, controllability, and low-
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temperature deposition [195, 194, 63, 83, 82, 121, 137, 193, 227]. Additionally, the process
developed should be compatible with any planar thin-film material for the fabrication of
NEMS devices and should consistently produce a much higher yield of devices per chip when
compared to CNT processes [61, 102, 103, 135], or to more recent state of the art thin-film
processes [105, 51].
The developed WALD NEMS process has proven itself more than capable of meeting
future design requirements in the development of NEMS devices competitive with state-of-
the-art technologies [51, 102, 140, 174, 204, 236]. The 2-terminal entrenched WALD switches
first reported in [52] compare well to, or outperform, similar CNT devices [9, 61, 102, 103,
117, 119, 135, 226], state-of-the-art graphene devices [140, 204], and MEMS tunneling devices
[48, 85, 129]. The 3-terminal WALD devices outperform their nearest CNT counterparts
[102, 135] and represent a completely unique thin-film NEMS device as far as geometry, scale,
gap heights, and design are concerned. When considering actuation voltage, the 3-terminal
WALD switches presented in section 5.6 outperform their nearest competitors by 3-10 volts
[105, 51, 104, 102, 135, 236]. Finally, inverters constructed from 3-terminal WALD NEMS
bow-tie or poly-tie switches would represent the state-of-the-art in thin film mechanical logic
technology.
Though the primary goal of this research was the development of CMOS compatible
ALD tungsten thin-film devices suitable for use in high-temperature and/or high radiation
environments, the pursuit of this goal resulted in many other notable accomplishments in
analytic and computational modeling. The analytic models developed in chapter 3 greatly
extend the design tools available to the engineer. The derived pull-in models for electrostati-
cally actuated thin-film switches with symmetric and non-rectangular profiles offer a fast and
efficient method for the design of complicated MEMS or NEMS 2/3-terminal devices that
could easily be extended to n-terminal designs. These models could also be implemented as
cost functions for cheap optimization studies.
The van der Waals analysis conducted in chapter 3 sheds light on the system dynamics
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for a complicated non-linear system, with an emphasis on the understanding of system
stability. This work led to the derivation of detachment curves that were later used in chapter
4 to help verify more accurate FEM generated detachment curves. Also in chapter 3, the
standard Fowler-Nordheim model was extended to include the electromechanical response
of a thin-film NEMS switch in order to better characterize measured pre-actuation currents.
The model is a significant step forward from STM models previously used in the field to
characterize MEMS and NEMS tunneling devices.
Finally, large contributions and gains have been made through use of the developed
multi-physics FEM model. A faux-Lagrangian finite difference scheme was developed to
solve Laplace’s equation in a deformable electrostatic domain having height-to-length ratios
on the order of 10−3. The solver allows the numerical study of NEMS devices having ex-
tremely small functional gap heights. For this reason the method is seen as an improvement
over boundary element methods commonly used by commercial software to solve electrome-
chanical problems which have been observed to diverge for such domains. Furthermore,
complicated and extensive design studies can easily be conducted using developed software
given in appendix F. Using this model, design rules specific to thin-film NEMS inverters
constructed from 3-terminal fixed-fixed thin-film switches were discovered, which led to the
development of bow-tie and poly-tie geometries. It was shown that device displacements
approximated using the multi-physics model were much more accurate than those calculated
using derived analytic approximations, which allowed for much more accurate tunneling char-
acterization of WALD NEMS devices using both the standard STM model and the extended
field-emission model developed here.
7.1.1 List of Major Achievements
Major achievements are listed as follows:
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1. During the course of this research two different novel, top-down, low-temperature,
CMOS integrable fabrication technologies, employing WALD as a structural layer for
MEMS or NEMS devices, were developed. The fabrication processes developed are
robust yet simple, and are capable of producing a wide array of novel NEMS devices.
The developed fabrication processes build upon traditional micro-machining tech-
niques and introduce new methods specifically suited for NEMS thin-film devices,
thereby expanding the possibility of future fabrication technologies and associated
devices.
2. Using the developed fabrication technologies several generations of WALD NEMS
switches were successfully designed, fabricated, and characterized. Previously, ALD
materials had been used primarily as protective coatings, or hydrophilic/hydrophobic
coatings, but here, for the first time an ALD material was successfully integrated
into a nano-scale fabrication process as the structural material for an electrostatically
actuated device. The ultra-thin films allowed for the fabrication of devices with very
low, CMOS compatible actuation voltages. Characterization of the WALD switches
developed here demonstrated functionality in a low-current tunneling regime. Thus
the devices have the potential to be used as the building blocks for novel devices
not possible using traditional CMOS technology, i.e., high-density tunneling logic
devices.
Demonstrated WALD NEMS switches include:
∗ 2-terminal, surface micromachined WALD NEMS fixed-fixed and cantilever
switches having gate-to-source gap heights of 50 nm
∗ 2-terminal, entrenched WALD NEMS fixed-fixed switches having gate-to-source
gap heights of 30 nm
∗ 3-terminal, entrenched WALD NEMS fixed-fixed and cantilever switches having
gate-to-source gap heights of 50-65 nm, and drain-to-source gap heights of 20
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nm
∗ 3-terminal, entrenched WALD NEMS fixed-fixed bow-tie and 9th order poly-tie
switches having gate-to-source gap heights of 50-65 nm, and gate-to-source gap
heights of 20 nm
3. A FEM/FD based multi-physics model for 2 or 3-terminal devices whose electro-
static domain has an aspect ratio on the order of 10−3 was developed. The model
uses a faux-Lagrangian mesh finite difference method to solve the Potential problem
(Laplace’s Equation) for a quasi-statically deforming domain. The approach devel-
oped here allows for the study, and numerical characterization, of thin-film NEMS
device designs which are not feasible using a commercially typical non-specialized
FEM/BEM approach. Using the FEM/FD based numerical model, coupled with
the extended tunneling model, the characterization of the tunneling regime has been
improved. Furthermore, the development of this model allowed for the discovery
of CNEMS Inverter design rules specific to ultra-thin film NEMS devices similar to
those developed by this research effort.
7.2 Envisioned Future Work
7.2.1 Devices
This work only begins to explore the types of device that could be fabricated using
WALD. Using e-beam, or FIB, extremely small devices with very high resonant frequencies
could be fabricated. Depending on quality factors, ultra-sensitive ALD NEMS resonant
sensors for use in harsh environments could be developed. The possible functionalization
of potential ALD NEMS resonators for use in various bio-sensing applications could also be
studied as part of this potential project.
In chapter 6 it was seen that 3-terminal WALD devices with wide drain electrodes
experienced predictable hysteresis for multiple biasing conditions which was attributed to
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van der Waals interactions. This behavior could be studied in depth through use of AFM and
the models developed here to garner a thorough understanding of the interaction. This study
would allow for the design and development of CMOS compatible WALD NEMS memory
elements.
Lastly, the development of WALD NEMS logic devices should be continued. Building
from the work of this thesis, all of the necessary design tools have been developed, thus
the fabrication of working devices should feasible assuming the availability of sufficient fab-
rication tools/facilities. In parallel with the development of these devices should be the
development of IC/NEMS hybrid systems. This may begin with the demonstration of a
simple resistive inverter constructed by one 3-terminal NEMS switch and a doped silicon
resistor. The development of WALD NEMS logic devices would necessarily invoke the de-
velopment of computing architectures for controllers and processors capable of operation in
harsh environments.
Envisioned future work for the continued development of ALD enabled NEMS devices
is summarized as follows:
• Development of ALD NEMS resonant sensors for harsh environments (possible func-
tionalization?)
• Development of ALD NEMS memory elements
• Continued development of ALD NEMS logic devices
• Development of hybrid MOS IC/ NEMS ALD technologies
• Development of an ALD NEMS computing architecture
• Development and demonstration of an ALD NEMS micro-controller/ micro-processor
• Possible exploration of nano-laminate ALD materials
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7.2.2 Thermal Characterization of WALD Devices
Although tungsten has the highest melting temperature of any metal, there are several
possible failure mechanisms that may arise at moderately high temperatures (T > 200◦C),
which warrant thorough investigation. Several studies should be conducted to assess the
reliability and performance of WALD NEMS devices in high-temperature environments.
These tests entail high-temperature annealing and ambient-temperature IV/lifetime testing
to investigate any possible influence of grain growth and oxidation on device performance.
The switching performance of the devices should be characterized in the normal manner, but
at elevated temperatures to identify any temperature-dependent shifts in actuation voltage,
increases in tunneling current, or any possible failure mechanisms related to temperature-
enhanced electro-migration. Finally, operationally induced oxidation, decreased conductivity
of the metal, and mechanical softening of the structures, resulting from the high-temperature
environment, may have a deleterious impact on device performance; therefore, switching
dynamics as well as reliability should also be studied at elevated temperatures (T > 300C◦).
7.2.3 WALD Material
Because WALD has been used here as a structural material for the first time, and the
focus of the research was device development, little is known about its mechanical properties.
To date bulk assumptions have been made for all modeling/design purposes. The success of
future projects maybe greatly aided by improved understanding of the material properties of
WALD. Intelligent design of the proposed devices, including the ability to develop accurate
modeling tools, as well as garner a fundamental understanding of both theoretically and
experimentally expected device behavior, relies heavily on the characterization of the mate-
rial’s stiffness, residual stress, thermal expansion coefficient, and Van der Waals interaction
with substrate materials. Envisioned contributions to the field of thin-film material science
are as follows:
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• Characterization of Youngs modulus and Vicker’s hardness
• Characterization of thin film residual stress and associated through-thickness stress
gradient for multiple processing temperatures
• Characterization of ALD W thermal expansion coefficient (TEC)
• Characterization of surface energy interaction of both ALD W/ Au and ALD W/
ALD W systems, and associated Haymaker constants
• Study of thin-film grain growth mechanisms
• Study of surface energy dependency/ induced thin-film tensile stress on etch tech-
nique
7.2.4 Device Physics
The actual conduction mechanism of free electrons across the functional gap of charac-
erized NEMS devices is unknown. It has been surmised in literature, but not studied ex-
plicitly, that the mechanism is appreciably affected by surface contaminants, such as: water
vapor, native oxide, and organic particles, as well as environmental parameters such as gas,
pressure, and temperature. The developed model does not attempt to capture the physics
of the exact conduction mechanism, instead it essentially lumps all of the unknowns into the
fitting parameter φ.
In chapter 6 it was shown using the tunneling model developed in chapter 3 that
the characterized effective barrier height φ displays a dependency on pressure. It is thus
hypothesized that the extended field emission model could be used to empirically study the
dependency of the effective barrier height on various surface contaminants. This could easily
be accomplished using 2-terminal WALD NEMS devices, or similar devices fabricated using
different source/gate material systems, by testing the devices over a range of pressures and
for an assortment of gasses. Data would then be fit using the model, and the dependency of φ
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on the experimental variables empirically derived. In the same way the effects of oxide could
be studied in a controlled manner by depositing oxides via ALD on fabricated structures.
This work would improve the understanding of device physics at the nano-scale, thereby
expanding our understanding of fundamental device limitations. An improved model would
also find use as a design tool for the development of future NEMS device and packaging
technologies. Furthermore, an improved understanding of the phenomena could allow for
the development of completely novel tunneling devices, as well as devices optimized for
minimum power consumption.
7.2.5 Computational
The FEM model developed for this research is quite limited. The current model is only
capable of simulating 3-terminal devices, and as coded the inclusion of more terminals should
prove to be quite troublesome. For this reason I believe that boundary element methods
are ultimately best if one hopes to develop a general software package. For domains with
aspect ratios > 10−3 boundary element methods excel in the handling of general domains,
i.e, n-terminal and non-rectangular, but new and advanced methods must be developed
for ultra-low aspect ratio domains. The development of these methods would prove quite
rewarding and be of great use to the NEMS community.
There are several improvements that can be made to the developed model/software
developed here to make it more robust. In the sake of brevity, the model could be improved
in the following ways:
• An option to include internal stresses should be added
• A more efficient method for including multiple terminals in the electrostatic domain
should be developed
• Non-rectangular boundaries should be considered
269
• Mechanical boundary conditions of variable stiffness should be included, i.e., the
option to model the device as partially fixed.
• Contact mechanics should be included, this way stiction, release, and complete in-
verter operation could be simulated
• The developed model should be extended to 3-dimensions. The current model is lim-
ited in it’s ability to study the electrostatic behavior of devices with non-symmetric
profiles.
• A Casimir module should be written
• For speed the model should be programmed in C
If the developed software were extended as described by this ”wish list”, one would
have an extremely sophisticated and robust model capable of accurately simulating a large
variety of devices and physical phenomena. The continued development of this model would
greatly aid the development and design of future thin-film NEMS devices for academic and
industry endeavors.
Finally, a numerical optimization study should be conducted using the developed soft-
ware. As is, the software could be used to optimize the design of 3-terminal thin-film NEMS
switches and inverters. The program could be used with a Kriging interpolation to minimize
pull-in voltage while maximizing the switching speed of 3-terminal devices. For inverters the
program could be used to optimize the shape of 3-terminal components of a complementary
NEMS inverter so that the difference between gate and drain-actuated pull-in voltages was
maximized. Designs could then be verified via fabrication and characterization. If extended
models of van der Waals interaction and tunneling current were available, the model could
also be used to find optimal designs that minimize the tunneling current, and either maxi-
mize or minimize the pull-out voltage, depending on intended application, i.e, for memory
elements or logic devices.
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Appendix A
List of Symbols and Abbreviations
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Table A.1: List of symbols and abbreviations (A-E)
Symbol Units Description
a m/s2 acceleration
Ai3j J Hamaker constant for material i interacting with material j
through medium 3
α – commonly used parameter
α 1/
√
eV A˚ STM tunneling coefficient
α∗ – critical detachment parameter
B – differential operator
B T magnetic field
β – commonly used parameter
Ciel F i-th elemental capacitance
Ctot F total capacitance
D – drain electrode
DW m, um drain width
D Pa constitutive matrix
∆ – Laplacian operator
E Pa Young’s modulus
E V/m analytic electric field magnitude
EC V/m electric field magnitude at sharp corners
E|| V/m parallel plate electric field magnitude
EΣ V/m total electric field
E V/m electric field
EF eV Fermi energy
 – strain
f – strain at failure
uts – ultimate tensile strain
ys – strain at yield
i C/Vm electric permittivity of material i
o C/Vm electric permittivity of free space
 – strain matrix
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Table A.2: List of symbols and abbreviations (F-K)
Symbol Units Description
F N applied force
Felect N electrostatic force
Finer N inertial force
FK N restoring/spring force
FV DW N van der Waals force
g m, um, nm gap height
go m, um, nm initial gap height
G – gate electrode
GW m, um, nm gate width
γ – tunneling parameter, number of atoms
h Js Planck’s contant
~ Js reduced Planck’s constant
I m4 bending moment of inertia
I A current
J – Jacobian
J A/m2 current density
Jo A/m
2 crrent density coefficient
J A/m2 current density
kB J/K Stefan-Boltzmann constant
Keff N/m effective stiffness
Ks N/m spring stiffness
Kσ N/m stress contribution to stiffness
KT N/m tangential stiffness matrix
Kel N/m elemental stiffness matrix
K N/m total stiffness matrix
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Table A.3: List of symbols and abbreviations (L-R)
Symbol Units Description
ldetach m, um detachment length
L m, um WALD structure length
L J Lagrangian
λ m mean free path
λ – eigen value
m kg mass
me kg electron mass
M – dimensionless mass
M Nm applied moment
MA Nm reaction moment at pont A
MB Nm reaction moment at pont B
Mel kg elemental mass matrix
M kg total mass matrix
n – index of refraction
n 1/m3 carrier density
ne 1/m
3 conducting electron density
ν – Poisson’s ratio
ν Hz ionization frequency
n – unit normal vector
N – shape functions
φ eV workfunction
ψ m, um discretize displacement
ψ˙ m/s, um/s discretized velocity
Φ V electric potential
q C charge
qe C electron charge
qiel C i-th elemental parallel plate charge
∆r˜i m average radial distance of nearest neighbors in direction i
R resistance
R – residual
RA N reaction force at point A
RB N reaction force at point B
ρ kg/m3 density
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Table A.4: List of symbols and abbreviations (S-V)
Symbol Units Description
S – source electrode
σ Pa stress
σuts Pa ultimate tensile stress
σys Pa yield stress
t m, nm WALD thickness
t s time
T s characteristic time
T K, C temperature
T – transmission coefficient
T J total kinetic energy
Tel J elemental kinetic energy
θi rad rotation resulting from applied moment Mi
Θ – tunneling model correction factor
ΘNM – NL Newmark correction factor
τ – dimensionless time
u m, um displacement
u – dimensionless displacement
ui m displacement resulting from applied force Fi
u˜i m average center point displacement of element i
Uel uvol J/m
3 volumetric potential energy
U J total potential energy
Uel J elemental potential energy
v m/s velocity
ve m/s Fermi velocity
V V applied voltage
VDD V maximum supply voltage
VDS V potential applied between drain and source
VGS V potential applied between gate and source
Vpullin V pull-in/actuation voltage
VSS V minimum supply voltage
Vo eV potential barrier height
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Table A.5: List of symbols and abbreviations (W-Y)
Symbol Units Description
w m, um, nm width
Wo m, um bow/poly-tie minimum half-width
WM m, um bow/poly-tie maximum half-width





Robert Dennar of IBM’s T.J. Watson Research Center was the first researcher to
propose an effective scaling algorithm for MOS transistors that was capable of improving both
performance and density [24]. The algorithm is as follows: reduce the transistor dimensions
(channel length, channel width, gate oxide thickness) and power supply by some factor S,
where S < 1. A diagram for an NMOS transistor in the off-state and a CMOS transistor set
are shown in figures B.1 and B.2. In doing so it can be shown that the device footprint is
reduced by a factor of S2, the switching speed improved by the factor S, and the actuation
energy reduced by a factor of S3.
Following Dennars scaling law, devices were successfully scaled by a factor S = 0.7
per generation until the 130 nm design node at which point the aforementioned physical
scaling limit was reached. Forty years ago the transistor’s minimum layout dimensions
were 10 µm, and today they are 35 nm with the 45 nm generation of processors [25, 164].
Scaling of the lateral dimensions of the channels and gates has continued in parallel with
the advancements in batch lithography processes. In 1998 the lithography energy source for
the 250 nm technologies was deep ultra-violet (DUV) laser light with a wavelength of 248
nm, and today the state-of-the-art lithography techniques implement advanced immeserion
technologies [164].
For the past 40 years the insulator of choice for MOS technologies has been SiO2. The
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Figure B.1: An NMOS transistor in the off-state [1]
Figure B.2: CMOS transistor cross-section [24]
oxide has been used as the field oxide, which separates the individual transistors, and as the
gate oxide. With continued scaling the thickness of the gate oxide decreased from 100 nm
to only a handful of atoms. In 2003 at the 90 nm generation the thickness of the SiO2 hit
5 atoms in thickness, as such there was no scaling of the oxide thickness from the 90 nm to
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the 65 nm nodes [25]. Scaling issues involving the gate oxide include dielectric break down
because the electric-field increases with decreasing gate thickness, and electron tunneling
which begins occurring when gate oxide thicknesses are < 2 nm. Thus, at thickness of only
5 atoms the SiO2 essentially ran out of atoms, the material ceased to serve as an insulator
between the gate and the conducting channel, and electrons were able to tunnel from the
gate to the conducting channel. The resulting increase in power consumption resulted in the
production of laptops that drained their batteries too quickly, and microprocessors whose
cooling demands became increasingly difficult to meet.
After the 90 nm technology node Intel began to investigate solutions to the gate-
oxide scaling problem. As of the 45 nm node, which began production in January 2007,
Intel began using high k + metal gate/gate-oxide pairings in their CMOS transistors [25,
99]. K, the dielectric constant, is related to the polarizability of the material [80]. When
a dielectric is placed in an electric field, such as the one that results from the charges
stored between the parallel plates, its molecules align with the electric field. The larger
the dielectric constant of the dielectric material, the more responsive is the material to
the electric field. Thus, when a material has a high k value it means that it can provide
increased capacitance between conducting plates, allowing for more charge to be stored.
Therefore by choosing a new insulating material with a higher k, the gate-oxide thickness
can be increased, leakage currents reduced, power dissipation reduced, device performance
increased, and future scaling practices maintained.
While solving the oxide scaling problem Intel investigated an array of high k dielectrics
including: Al2O3, TiO2, Ta2O5, HfO2, HfSiO4, ZrO2, ZrSiO4, La2O3 [25]. Furthermore,
it was found that prototype transistors fabricated by replacing the SiO2 gate oxide with
Hf and Zr based oxides performed worse than their traditional MOSFET counterparts. The
transistors suffered from Fermi-pinning, charge-trapping, and lower carrier mobility, resulting
from phonon scattering. Because it was found that charge-trapping density was dependent
on surface roughness, charge-trapping problems were solved by choosing to use atomic layer
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deposited materials which are known to be perfectly conformal, extremely smooth, i.e. have a
low RMS surface roughness value, and pin hole free [121, 83, 229, 193, 227]. Computer models
of the devices revealed that the problems related to Fermi-pinning and phonon scattering
could be solved by replacing the poly-silicon gates with metal gates whose work functions
closely match those of the N/PMOS conducting channels [25]. In the end, 1.0 nm thick Hf
based high k gate dielectrics deposited via ALD were chosen to replace SiO2 in the 45 nm
design node. The high-k + metal gate provided a dramatic decrease in gate leakage. Gate
leakage was reduced by >25X for NMOS and by 1000X for PMOS transistors [164].
Continued scaling of CMOS technology requires lower supply voltages, decreased thresh-
old voltages, ever thinning gate oxides, and decreased device dimensions, resulting in in-
creasingly insurmountable fabrication problems. While it appears that a perfectly adequate
materials based solution has been found, and the 40 year march of Moores law can proceed
uninterrupted, the solutions are merely temporary and allow for only a couple more technol-
ogy nodes before designers encounter yet again gate-oxides that are too thin, and are thus
forced to search for increasingly exotic high k + metal combinations.
B.2 Irradiation of MOS Devices
The transient material/device response of MOS transistors to ionizing radiation is very
complex, depending on applied bias, temperature, dose rate, and annealing time. The entire
response time scale of an irradiated device may span many decades of time – from 10−12
to 106 seconds [176, 172, 175, 214, 160]. The basic radiation damage to MOS devices is
the buildup of electrically active defects at or near the oxide/Si interface, figure B.3. Total
irradiation dose effects include the modification of device structure and the introduction of
charge accumulation (traps) in critical regions of the device – specifically, the field oxide and
gate oxide. The effect of ionizing radiation on the gate oxide in a CMOS device is radiation-
induced charge trapping. The trapped charges build up in the gate oxide and cause a shift
in the threshold voltage [208, 87, 161], which is the voltage that must be applied to turn the
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device on. If the shift is great enough the device cannot be turned off, and the device is said
to have experience failure via depletion mode [176].
Figure B.3: Schematic of n-channel MOSFET illustrating radiation-induced charging of the
gate oxide: a) normal operation and b) post-irradiation [176]
The magnitude and permanency of the sub-threshold shift depends on several factors
including: gate oxide thickness, field strength, and level of radiation exposure. Some of the
radiation induced defects in the gate oxide, including trapped positive charges (holes) can be
annealed, resulting in recovery of the threshold voltage known as rebound, or in some cases
super-rebound, in which the post-radiation threshold voltage recovers to a value greater than
that of the un-irradiated device [172, 175, 176, 191]. The annealing process can be thermally
activated, called thermal de-trapping, or at lower temperatures accomplished via electron
tunneling [19, 35, 175, 176, 191, 214].
As scaling efforts have continued to follow the beat of Moore’s drum, gate oxides have
become ultra-thin, resulting in negligible sub-threshold voltage shifts thanks in part to the
increased efficiency of annealing via tunneling. Essentially, super-thin layers are incapable of
trapping high concentrations of holes, because the oxide thickness is of the same order as the
tunneling front [191, 214], therefore the trapped holes in the gate oxide are easily annihilated
(neutralized) by electrons tunneling from the Si substrate. Thus, todays CMOS technologies
have gate oxides considered to be inherently radiation hard [159, 175, 176]. However, as
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the gate oxide thickness decreases and MOS devices become increasingly radiation-hard, the
primary source of device failure comes from radiation damage to the separation (field) oxide,
which has necessarily remained much thicker than the gate oxide. Just as seen in gate oxides,
in the field oxide ionizing radiation is responsible for the generation of point defects, such
as single atom displacements, or electron-hole pairs, and also large regions of disorder that
contain high densities of defects, which are more prone to charge trapping. Because charge
generation per dose of radiation is dependent on the thickness of the irradiated oxide the
voltage shift seen in the field oxide is much greater, and thus the leakage current directly
affects the device characteristics. Charge buildup in the field oxide results in parasitic leakage
paths for electrons from the source-to-drain outside of the active gate region, figure B.4.
The effects of the charge build-up in the field oxide on the IV characteristics of an NMOS
transistor are show is shown in B.5.
Figure B.4: Schematic illustration of the LOCOS field oxide isolation structure and possible
leakage paths [175]
Recently (2009), Xue et al. studied irraditated CMOS transistors with ultra-thin SiO2
gate oxides (∼ 3.5 nm) and found that the holes trapped by the irradiated field oxide, figure
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Figure B.5: Schematic illustration of the I-V characteristic of an n-channel gate oxide tran-
sistor before and after irradiation. The parasitic device shows a much larger threshold shift
under irradiation because the oxide is thicker [214]
B.6, cause shifts in saturation current, figure B.7, shifts in transconductance, figure B.8,
and an increase in off-state current [232]. After irradiation the NMOS transconductance
peak drops in magnitude by 14.8%, the off-state current is seen to increase a full order of
magnitude, and a slight increase in the sub-threshold swing is observed. The increase in
off-state current is attributed to a build up of positive charge in the shallow trench isolation.
The Ids−Vds plots show a decrease in Ids for all Vds, figure B.7. There is no evident change
in threshold voltage, indicated by a shift in gm vs. Vds, figure B.8.
After irradiation the PMOS transconductance peak drops by 30.7% and shifts to a
negative value of Vgs. The change in magnitude of the transconductance peak is greater
than that for NMOS transistors. The threshold voltage was seen to shift negatively by 160
mV. Furthermore, a large decline in saturation drain current was observed, up to 40%, figure
B.7.
To some extent, the same annealing mechanisms active in the gate-oxide are also
active in the field oxide – with the exception of ambient-temperature thermal de-trapping.
In 1989 Terrell et al [214] saw that that thermal de-trapping was observed only at elevated
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Figure B.6: Positive charges trapped in the spacers and its effects for NMOSFETs and
PMOSFETs [232]
Figure B.7: a) Ids−Vds characteristics before and after proton exposure 1∗1015 protons/cm2
for NMOSFETs with W/L=0.22/0.18 µm; b) Ids−Vds characteristics before and after proton
exposure 1 ∗ 1015 protons/cm2 for PMOSFETs with W/L=0.22/0.18 µm. [232]
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Figure B.8: Ids − Vgs and gm − Vgs characteristics (Vds = 0.05V ) before and after proton
exposure 1 ∗ 1015 protons/cm2 for NMOSFETs with W/L=0.22/0.18 µm; b) Ids − Vgs and
gm−Vgs characteristics (Vds = −0.05V ) before and after proton exposure 1∗1015 protons/cm2
for PMOSFETs with W/L=0.22/0.18 µm [232]
temperatures, whereas thermal de-trapping is seen in gate oxides at room temperature. This
was attributed to the difference in thickness between the two oxides. The density of trapped
charges per dose of radiation is greater for thick layers of oxide. Therefore, when comparing
super thin gate oxides and thicker field oxides, proportionally fewer holes are removed at
room temperature, and thus thermal annealing at room temperature has only a negligible
effect on recovery. Thus, depending on operating conditions (radiation dosage, temperature,
field strength), the type of damage reported by Xue et al may be recoverable to some extent.
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However, as device parameters such as the threshold voltage, and power budget become less
malleable and insensitive to variation, small shifts in parameters such as saturation voltage,
off-state current, and transconductance may still cause failure.
B.2.1 Radiation Induced Leakage Current and Carrier Mobility Degradation
As device dimensions continue to scale, two additional radiation effects capable of
causing CMOS device failure need be considered, namely, radiation induced leakage current
(RILC) and carrier mobility degradation. The main reliability concern in irradiated MOS
devices with ultra-thin gate oxides is low-field gate leakage current, as measured after expo-
sure to radiation or electrical stress, i.e., radiation induced leakage current (RILC), or stress
induced leakage current (SILC) [35]. RILC can best be described as an inelastic tunneling
process, meaning the electron loses energy, ≈ 1 eV, mediated by neutral traps in the gate
oxide [192]. When positive traps are created in the gate oxide, electrons from the substrate
can tunnel to these trap states, and then tunnel from the trapped states to the gate. In
other words, one can think of RILC as controlled by the flux of holes, generated by impact
ionization or ionizing radiation, across the gate oxide.
The applied gate bias during irradiation has been observed to heavily influence the
magnitude of RILC. In 1997 Scarpa et al. [192] showed for the first time that radiation
(gamma from a Co60 source) can induce leakage current in very thin oxides (tox <4.5 nm),
finding that RILC was greatest for positive/negative applied biases whose magnitudes were
close to 0 Volts, and that the magnitude of RILC decreased with increasing magnitude of
applied bias, with the increase in RILC most dramatic for a negative bias, figure B.9. In
1998 Cescia et al. confirmed the findings of Scarpa using an 8 MeV electron radiation source,
finding RILC to be field dependent in ultra-thin oxides (∼ 4 nm) [35]. They observed that
RILC was a maximum for a device with zero bias during irradiation, while RILC for devices
irradiated under a positive, or negative bias, decreases for an increasing electric-field. This
phenomenon has been attributed to the creation of holes that drift near either an anode or
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cathode interface due to the applied field, which in turn creates a larger localized density of
traps, which are neutralized via recombination or tunneling.
Figure B.9: Gate currents in the RILC regime after a 5.3 Mrad(Si) gamma dose; (a) positive
currents; (b) negative currents, for different bias conditions during irradiation, as listed:
[192]
Finally, radiation induced defects near the gate oxide/Si interface can act as scattering
centers to reduce carrier mobility in the conducting channel, thereby reducing operational
current levels in the device [175, 176]. In 1980 Sun et al. gave a comprehensive review of
different scattering mechanisms, observing that for MOSFETS at room temperature and
near the threshold voltage, carrier mobility is mainly governed by coulombic and phonon
scattering [206]. Essentially, the build-up of trapped holes near the gate oxide/Si interface
creates more scattering centers that hamper the mobility of the carriers in the conducting
channel, thereby causing a notable decrease in the transconductance of the device, as seen
in the work by Xue et al. [160].
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B.3 Micro to Nano Via Fabrication
B.3.1 Top-down and Pertinent Nano-capable Lithography Techniques
Nano-technology is a broad and rapidly developing field of science. Nano-technology’s
origins are rooted in many different sciences and disciplines, including: physics, chemistry,
biology, material science, mechanical engineering, electrical engineering and aerospace en-
gineering, to name a few [150, 21, 141, 124, 225, 74, 153, 145, 32, 235, 234, 16, 221, 50].
The field of NEMS was born from years of development in the microelectronics and MEMS
industries [49]. At the most basic level one can think of NEMS as the miniaturization of
already minute MEMS devices. Whereas MEMS devices tend to be on the micro scale
(10−6 − 10−2 m) [90], NEMS devices contain features less than 100 nm in size. It follows
that the fabrication techniques to produce such fine features are both technically challenging
and limited. Not all fabrication techniques developed to date in the MEMS and semicon-
ductor industries are capable of fabricating nano-structures [49]. For example, traditional
optical lithography techniques commonly used in both industries cannot produce features
on the nano scale because the optical lithography process is limited by the wavelength of
the light used to expose photoresist [222, 220]. The wavelength of near ultra-violet (NUV)
light, the typical light source for optical lithography, is approximately 400 - 200 nm, thus
nano scale features cannot be achieved without modifications to the process. Techniques
that have demonstrated the capability to create nano scale features have been grouped into
three categories: direct, indirect and self-assembly [49].
Direct nano-fabrication techniques include modified optical lithography processes such
as immersion lithography [23] and extreme ultra-violet lithography (EUV) [139, 199, 79, 14],
as well as a set of processes known as next generation lithography (NGL). Next generation
lithography encompasses processes such as electron beam lithography (EBL) [220, 158, 46]
and focused ion-beam lithography (FIB) [155, 156, 10]. As previously mentioned, conven-
tional lithography techniques are theoretically limited by a one-to-one relationship between
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feature size and electro-magnetic wavelength. Modern lithography techniques like immersion
lithography are capable of producing features as small as 32 nm [49]. This process replaces a
gap of air between the focusing lens and substrate with a liquid having an index of refraction
greater than 1. By employing this method the feature resolution is reduced by a factor equal
to the refractive index of the medium [23]. Other direct lithography techniques such EUV
(wavelengths of approximately 1-30 nm) operate based on essentially the same principle as
traditional optical lithography, but because EUV wavelengths are much smaller than the
those of UV light it is possible to create nano scale features.
Direct writing is the most common EBL approach. It has been used for a variety of
applications since the late 1960’s. EBL is a very high resolution process that, when combined
with etching and deposition processes, allows fabrication of devices with critical dimensions
as small as 10 nm [220]. In EBL a focused beam of electrons is used to expose a photoresist
in the same way that light is used to expose film or UV sensitive photoresist in optical
lithography. The resolution of EBL is limited by electron scattering in the photoresist. This
occurs because the high-energy electrons tend to bounce around inside of the photoresist in
close proximity to the desired pattern area. When this occurs the photo resist is damaged
wherever the electrons have traveled, thereby diminishing the definition of the intended
pattern. When electron scattering is severe it produces what appears to be a halo around
the developed pattern. This halo effect can be minimized by adjusting other parameters of
the EBL machine including electron energy, beam spot size, and dosage.
Similar to EBL, focused ion beam lithography uses a beam of focused ions to cre-
ate patterns. FIB has advantages over EBL in that it combines lithography and pattern
transfer in one tool. Structures can be created on a substrate by sputter etching or ion/-
electron induced deposition [49]. FIB does not have as high a resolution as EBL, only 30
nm compared to 10 nm, but because it is more versatile in its processing capabilities FIB
has proven to be a superior choice for direct nano-fabrication. Because NGL processes are
limited by throughput capability, applications have mainly been limited to mask production,
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prototyping, fabrication of small volume special products, and research and development for
advanced applications.
Some other methods of direct nano-fabrication lithogaphy that have not been men-
tioned here include nano-imprinting (soft-contact techniques) [242] and scanning probe lithog-
raphy [222]. The fundamental feature size limits for these methods, as well as the processes
discussed, are shown in figure B.10.
Figure B.10: Fabrication technique and their dimensional limits [49]
Indirect nano fabrication techniques take advantage of lateral etching. The etching
can be either a dry etch, typically reactive ion (RIE), or a wet etch (chemical etching).
With these methods a pattern is developed using a suitable lithography technique and then
the desired device geometry is created via lateral etching, which results in an undercut of
the original pattern. This method is the same used to fabricate micro-needle arrays, where
the tip of the micro needle may have a diameter smaller than 100 nm, classifying it as a
nano-scale feature.
B.3.2 Bottom-up
Self-assembly refers to devices created by the self-assembly of molecules. Nano-fabrication
by molecular self-assembly is also called ”bottom-up” fabrication, and the direct methods
known as ”top-down” fabrication [49]. The most common bottom-up nano-fabrication pro-
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cess used in NEMS devices is the growth of carbon nano tubes (CNTs). Several NEMS
devices have been demonstrated using CNTs, including vertically aligned capacitive CNT
nano-switches and resonators [135, 61, 117, 55]. The disadvantage of self-assembly methods
is that molecules tend to grow in random orientations [103, 49]. In practice it is extremely
difficult to grow a sing nano-tube in a specific orientation. To overcome this obstacle CNTs
are typically grown in bundles. Because of the current difficulty in creating NEMS devices
based on a self-assembly method, NEMS sensors, and switches based on this method, do not
yet have commercially viable applications.
B.3.3 Thin-film Sacrificial Layers
Sacrificial layers are widely used in micro and nano surface micro-machining processes
for the fabrication of MEMS and NEMS devices capable of both in and out of plane motion.
The purpose of a sacrificial layer is to create gaps between features. These gaps serve varying
purposes depending on the device, including allowing for mechanical functionality, separating
charge between surfaces, and creating thermal isolation. A great variety of materials are used
as sacrificial layers, ranging from a broad selection of metals to ceramics and polymers. There
are several commonly employed methods for deposition of sacrificial layers: physical vapor
deposition (PVD), chemical vapor deposition (CVD), and spin casting [196], each of which
have made the leap from micro to nano-fabrication processes [202, 42, 117, 54, 52].
PVD evaporation, thermal or electron beam, allow for controlled thin-film deposition
of most metals. Depending on chamber size and material, thermal evaporation may be low
temperature or high temperature. As an alternative electron-beam evaporation is preferable
when a low temperature deposition is required, or a refractory material is to be evaporated
[70]. Tanner and Rogers have successfully fabricated cantilever devices with integrated tunnel
junctions employing a 60 nm sacrificial layer of Al deposited by electron-beam evaporation
on top of 250 nm electrodes [212].
CVD thin film deposition techniques are common in widely used commercial processes
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such as SUMMiT and MUMPS [44], and offer a more conformal coating than PVD tech-
niques. CVD produces near conformal films that tend to yield rounded corners and dimples
when deposited on top of existing features [166]. Both metals and different ceramics can be
deposited using CVD techniques. Common ceramics include poly-silicon, silicon dioxide, and
nitride, and CVD deposit-able metals include Ni, Mo, Ta, and W. Recently Kim et al. pro-
duced a 10 nm thick, continuous, dense and conformal layer of Cu having an RMS roughness
of ∼ 1 nm [118]. Choi and King were able to create spacers for nanoscale CMOS technology
using 10-30 nm thick LPCVD deposited PSG sacrificial layers, but reported only 70% step
coverage over a feature having a thickness of 20-30 nm [42]. Kaul et al. demonstrated that
a 200 nm thick layer of silicon dioxide deposited by PECVD could be thinned down to 20
nm and used as a sacrificial layer for electromechanical carbon nanotubes switches [117].
Other methods for using polymers such as PMMA and PMGI sacrificial layers have
been successfully demonstrated [135, 237]. Young et al. demonstrated MEMS resonators
using 100-240 nm thick spin-coated PMGI as a sacrificial layer [237]. These devices however
suffered from poor step coverage, and with a sacrificial layer of 120 nm reported only a 22%
yield of functioning devices. Lee et al. have demonstrated suspended carbon nano relays
using a 150 nm thick layer of spin-coated PMMA deposited on top of 15 nm thick actuation
electrodes for a sacrificial layer [135].
The methods introduced for deposition of sacrificial layers for use in the development
of MEMS or NEMS devices all face serious limitations as the layers approach nanoscale
thickness. The downside of PVD evaporation is its poor step coverage of existing features.
Because of geometrical shadowing caused by existing structures, the resulting thin film will
be preferentially deposited on the top and top corners of the existing features. Consequently,
the step coverage is particularly poor at the bottom corner of trenches and vias [116]. Thus
the ratio of film feature thickness to gap width of existing features limits the application of
PVD deposited sacrificial layers. It has been shown that oblique angle physical evaporation
can significantly improve the step coverage limitations of PVD evaporation [116]. It should
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be noted that PVD sputtering typically allows for better step coverage than evaporation
and a larger selection of materials such as ceramics [147]. CVD has several limitations; the
method offers better step coverage than PVD techniques, but the process cannot produce
ideally conformal thin films. In addition, many CVD processes are high temperature. This
limits use of patterning materials such as resists, and induces thin film stress, which may be
deleterious to device performance. Polymers, as sacrificial materials, offer simple and low
temperature process. However, these materials, because of spin or dry-coating processes,
suffer from poor step coverage, and the nature of the deposition makes exact control of
the film thickness impossible. Fortunately, atomic layer deposition (ALD) is an emerging
thin film direct-growth process that can circumvent the aforementioned limitations when
implemented at low temperatures. In fact ALD Al2O3 has been used to produce sacrificial
layers of only 10 nm between 250 nm thick poly-silicon and 15 nm thick gold electrodes,
demonstrating the awesome step coverage capabilities of ALD thin films [178].
Appendix C
Approximation of Hamaker Constants via Lifshitz Theory
C.1 Van der Waals Interaction and Hamaker Approximations via Lifshitz
Theory
Van der Waals energy/force arises from the interaction of two materials across a third
medium which is either a liquid, gas, or vacuum. The van der Walls interaction results from
electrodynamic interactions between oscillating and/or rotating electrical dipoles within the
interacting media [162]. This interaction produces attractive or repulsive forces between
interacting media. In the case of attractive forces, which are most common, if the magnitude
of the force is large enough stiction may occur.
There are two methods used to calculate the interaction energies/forces between ma-
terial systems. The first method considers dipole interactions of molecular pairs at a micro-
scopic level. This approach can become quite complex when considering the interaction of
neighboring molecules on the interaction of interacting pairs. The second approach, devel-
oped by Lifshitz, allows the van der Waals interaction energy and forces to be calculated via
macroscopic material properties and geometry. Lifshitz theory neglects the atomic structure
of materials completely, instead solids are treated as continuous materials with bulk prop-
erties, for example the dielectric permittivity and the refractive index [31]. A more detailed
description of both of these theories and their applications can be found in [31].
The van der Waals force is directly proportional to a material-system dependent con-
stant called the Hamaker constant, and inversely proportional to the separation distance
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for two interacting surfaces, equation C.1. Therefore interaction forces become increasingly
large as separation distances decrease. Now, typical MEMS and NEMS systems have sep-
aration distances between structures ranging from a few microns to a few nanometers. If
these separation distances are between deformable structures, as is the case for electrostati-
cally actuated switches, significant static deflection of the deformable structure may occur.
Furthermore, depending on device specific parameters, such as the interacting material sys-
tem, which effects the magnitude of the Hamaker constant, the separation distance between
structures, and the stiffness of the structures, the devices may experience un-biased pull-in,
and thus failure. It is for this reason that the van der Waals force and its effect on micro








In the following Lifshitz theory will be used to derive analytic equations for calculating
the Hamaker constant for three different material systems particularly relevant to MEMS
and NEMS. The material systems considered are: metal1− vacuum/air−metal2, metal1−
vacuum/air − metal1, and ceramic − vacuum/air − metal2. From these equations the
Hamaker constant, and thus van der Waals force for any number of MEMS/NEMS devices,
may be approximated.
The expression for the Hamaker constant developed by Lifshitz is given in equation
C.2, [31]. From equation C.2 we see that the Hamaker constant is dependent on the static
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≈ 3.9 · 1013 Hz at 25◦ C.
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In equation C.3 n is the refractive index and νe the mean ionization frequency of the
dielectric material, and in equation C.4 νe is the plasma frequency of the electron gas [31] of
the metal. We approximate the plasma frequency of the gas as the ionization frequency of
the metal. Thus νe can be calculated from C.5, where φ is the work function of the metal.
φ = hν (C.5)
C.2 Analytic Derivations for Different Material Systems Applicable to
Thin-film NEMS devices
Using equations C.2-C.4 we can derive analytic expressions for several material systems
relevant to thin-film NEMS devices. In the following subsections analytic expressions for the
Hamaker constant of various material systems are derived. Material systems considered are
as follows: metal1−vacuum/air−metal2,metal−vacuum−metal, andmetal−vacuum/air−
dielectric.
C.2.1 Metal-Vacuum/Air-Metal
For air or vacuum 3 = 3(iν) ≈ 1, and because the materials interacting across medium
3 are metals, we will use equation C.4 to approximate the dynamic dielectric constants. First,
we will consider the case of dissimilar metals interacting across a medium of either vacuum
or air: 1 6= 2 and ν1 6= ν2.
Using equation C.4 with equation C.2 we arrive at the following form of equation C.2































Now, for a conductor the static dielectric constant  → ∞, therefore evaluating the
above equation and taking the limit of the static term as the dielectric constants approach
infinity we arrive at equation C.6, the analytic equation for calculating the Hamaker constant
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(C.6)
Next, we consider the case for two like metals interacting across either vacumm or air:
ν1 = ν











































































For a dielectric interacting with a metal across either vacuum or air we will use both
equation C.3 and C.4 with equation lifshitz to derive the analytic expression for the Hamaker
constant. Thus, for this system we have,
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2(iν) = 1 +
ν2e
ν2
and again, 3 = (iν)3 ≈ 1.
Now, using these approximations for the frequency dependent permittivities, equation





































































































































C.2.3 Approximating A132 from Characterized Ax3x Systems
In the case that the Hamaker constants for two different material systems {131} and
{232} have been experimentally characterized, the Hamaker constant of the composed system




By using this approximation with Lifshitz theory it is therefore possible to reasonably
approximate the interaction forces acting on uncharacterized MEMS and NEMS devices. For
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example, the material system for the devices developed by this work is WALD-vacuum/air-
Au. The van der Waals interaction of this specific material system has not yet been re-
ported, however Au-vacuum/air-Au systems are well characterized, with A232 ≈ 50 · 10−20
J. Therefore the Hamaker constant for the unknown WALD-vacuum/air-Au system can be
approximated by using equation C.9 with A131 calculated using equation C.7, and A232 the ex-
perimentally characterized Hamaker constant of Au-vacuum/air-Au system. The Hamaker
constant for the WALD-vacuum/air-Au material system has thus been calculated to be




D.1 A 2nd Characterization of Cavitation/RIE Effects
Prior to fabrication a second characterization study of effects of cavitation/RIE on
fabricated electrode geometries was conducted. The study was necessary because the glass
plate that was in the RIE system during the first 3 years of the research effort was broken in
early 2010. As a result the system became noticeably unstable and all previously character-
ized etch-rates became un-reliable. This was first discovered after fabrication of the WALD
NEMS bow-tie devices, as is evident by their overlapping electrodes 5.27. Because I did not
have a large number of chips available to me to characterize the process as before, section
5.7, a graduated array of rectangular test structures was designed in order to garner a more
thorough understanding of the effect of cavitation/RIE on fabricated geometry.
For the this characterization study a graduated array of rectangular structures with
designed widths varying from 0.1 um to 5 um by 0.2 um increments was fabricated via the e-
beam/RIE/deposition/lift-off process developed for the entrenched WALD NEMS fabrication
processes, described in sections 5.5.1 and 5.6.1. The dependence of cavitation/RIE effects
on etch time were investigated using two different sample sets. The first set was etched
in RIE for 70 seconds, and the second set was etched in RIE for 136 seconds. These etch
times were chosen to approximate the designed gate and drain gap heights for the poly-tie
devices already described, and are based off of the etch-rates characterized before the system
became un-reliable. Fabricated test structures are shown in figures D.1-D.3. In figure D.2
317
we see that the 0.1 um structure is not fully formed in the structure that was etched for
70 seconds in RIE, but is fully formed in the structure that was etched for 136 seconds.
This discovery sheds light on the fabrication limits of the fabrication tools, and limits the
geometry of possible designs.
Figure D.1: Structures used for cavitation/RIE characterization. The widths of the rectan-
gular structures were graduated from 0.1-5 um by 0.2 um increments.
After fabrication detailed SEM images were taken of all of the test structures and
their dimensions measured using ImageJ. As is evident in figures D.1-D.3 the rectangular
structures did not remain rectangular; instead the structures began to merge from the bottom
of the gap up, figure D.3. The fabricated width was thus characterized by taking the average
of the width of the structure measured at three points: the base, the middle, and the
top of the test structure. The average width of each structure was then compared to its
designed width and corresponding over-etch widths, and rates calculated. The results of this
characterization are shown in figures D.4-D.5.
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Figure D.2: Comparison of the narrowest rectangular structures etched in RIE for 70 and
136 seconds before metal deposition/lift-off. Here we see that the 0.1 um structure is not
fully formed in the structure that was etched for 70 seconds in RIE, but is fully formed in
the structure that was etched for 136 seconds. This discovery sheds light on the fabrication
limits of the fabrication tools, and limits the geometry of possible designs.
Figure D.3: SEM images illustrating how the rectangular structures merge as a result of
cavitation/RIE
D.1.1 Characterization Results
This characterization study revealed that the average over etch width versus designed
width follows a linear trend for both etch times, D.4. The strong linear trend means that
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two structures of different widths can be expected to over-etch by proportionally the same
amount. Furthermore, this plot shows that the effect of cavitation/RIE is predictable and
constant for all time.
Average etch rates for each width were calculated using equation D.1, and are plotted
in figure D.5. The linear trend of average etch rate versus designed width is not very strong
as it is for over-etch width versus designed width. Because a strong dependence of etch rate
on geometry is not readily was not readily identifiable, the average etch rate and confidence
interval (95% C.I.) was calculated for both time sets, figure D.6. It is obvious from the plot
that the two means are identical, and this was verified via Student’s t-test that showed the





This study was more complete than the first study because a large variety of rectan-
gular geometries were studied. The study revealed limitations of the available fabrication
tools, which in turn impose limitations on feasible electrode geometries. Finally, and most
importantly, the study was successful in determining an average constant etch-rate that was
used to fabricate the gate and drain electrodes with the dimensions specified by the WALD
NEMS poly-tie design study already described.
D.1.1.1 Fabrication Results
Based on the characterization of cavitaion/RIE processing effects and the described nu-
merical design studies, WALD NEMS poly-tie inverters/3-terminal switches with entrenched
electrodes have been fabricated, and are shown in figure D.7. The dimensions of the fabri-
cated poly-tie WALD NEMS devices are as follows: L = 8000 nm, WM = 5 um, Wo = 250
nm, gDS = 15 nm, gGS = 65 nm and DW = 400 nm.
At the time that these first WALD NEMS poly-tie devices were fabricated the RIE
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Figure D.4: Average over-etch width Vs. designed width; the data displays an obvious linear
trend for both 70 and 136 s etch rates.
Figure D.5: Average over-etch width Vs. designed width; the datum appear to follow a
linear trend for both etch times.
remained a tad unstable, even after repairs and the described characterization. This insta-
bility was responsible for the overlapping gate and drain electrodes seen in figure D.7, which
resulted in gate-to-drain shorting for most of the devices. Furthermore, in this figure sharp
features are seen along the anchors. These features were developed because the etch rate
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Figure D.6: Average over-etch rate for structures etched for 70 and 136 s. The difference
between the two sets of average over-etch rates for etch times of 70 and 136 s were shown to
be statistically insignificant via a student t-test.
Figure D.7: SEM images of 3-terminal Poly-tie switches with overlapping gates and sharp
features along the anchors
of SiO2 for the RIE was found to be ≈ 70% of the the previously CNL-characterized rate.
Thus the etched trenches were more shallow than they were designed to be. As a result too
thick of a layer of metals were deposited, which then resulted in the type of lift-off induced
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features that I sought to remove by developing the entrenched processes in the first place!
Because of these features many of the fabricated devices were completely fractured at the
anchors.
Fortunately, the discrepancy between characterized over-etch rates and actual over-
etch rates was slight and could be corrected without requiring another intensive character-
ization study. Over-etching was completely compensated for by making minor adjustments
to the gate electrode and by careful monitoring of the RIE etch rate using via ellipsometry.
Over-etched gate electrodes are shown in figure D.8a, and correctly designed/fabricated gate
electrodes for WALD NEMS 9th order poly-tie devices are shown in figure D.8b.
Figure D.8: SEM images of merged gate electrodes, and un-merged gate electrodes. The
gate design shown in figure (a) was corrected to compensate for over-etching, figure (b).
Appendix E
Secondary MP-FEM Software Details
E.1 Self Consistency
The computational analysis of electromechanical systems requires a self-consistent so-
lution of the coupled interior mechanical domain and the exterior electrostatic domain [138].
This means that computing the electrostatic forces on the un-deformed mechanical domain
may not be accurate because deformation of the mechanical structure will cause a redistri-
bution of surface charges, and therefore the electrostatic forces on the deformed structure
will differ from those on the un-deformed structure [197].
As an example, and for arguments sake, let us qualitatively model a MEMS/NEMS
switch by a 1-D spring mass/parallel plate model. When a potential greater than 0 V is
applied to the system, an electrostatic force is generated which causes the device to deform
and the gap height to change to some value less than the original. Because a parallel plate
model is being considered, the electric field is inversely proportional to the gap height and
acts normal to the device surface. If we continue to simulate the actuation of this device in
a self-consistent manner, then we will use the updated gap height with some new applied
potential to calculate the updated electrostatic load acting on the structure. Again this load
will result in an updated displacement. The problem with this model is that information
about the curvature of the beam, and thus charge distribution on the surface of the beam,
is ignored. Thus all electric fields calculated will be strictly in the y-direction (considering
a Cartesian coordinate system), but in actuality the curvature of the deformed structure’s
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surface will lead to electric fields with components in the x-direction, which will in turn result
in a deformation/deflection not predicted by a simple 1-D model. This can lead to erroneous
results, especially for structures which experience significant deformation. Because of this
a 1-D quasi-static model does not achieve self consistency. Thus the deformed mechanical
domain must be used to calculate the electric field of the deformed electrostatic domain for
a truly self consistent model.
A flow chart illustrating the computational algorithm implemented by the developed
software given in appendix F to achieve a self consistent solution is given in figure E.1.
E.2 Mixed Unit System
E.2.1 FEM Model Dimensions
To avoid computational errors in the FEM software a mixed unit system has been
implemented. Table E.1 lists physical quantities used by the software, their Si and consistent
FEM units, and the physical parameter chosen for the mixed system. For the FEM software
it was decided that microns would be used as the fundamental length scale, hence in the
table what is meant by consistent FEM units is that the units are all written in terms of µm
instead of m. Therefore some quantities in the software are calculated in a µm-s-kg unit
system.
Table E.1: FEM Units Vs. Si Units
Physical parameter Si units Consistent FEM units Physical parameter used by FEM





























Figure E.1: FEM Model Structure for Self-consistent Solutions
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E.2.2 Conversion Factors: Si to FEM
The following table lists the conversion factors used by the FEM software to convert
Si consistent quantities to µm-s-kg quantities.
Table E.2: Conversion Factors: Si rightarrow FEM




N (force) 1× 106
V 1× 1012




MatLab Code for Multi-physics FEM
Note: Some of the MATLAB files given below call sub-functions from the CALFEM
software package. CALFEM is a free FEM software package widely available on the inter-
net.
F.1 MATLAB M-file For Running the Multi-Physics Model
%----------------------------------------------------------------------->>
%
% This software was was written by Bradley D. Davidson as part of his PhD
% over the course of nearly 2 years, 2009-2010. The code presented here is
% the most recent version of the code as of July September 2010, we shall
% declare this to be version 1.0, although in acutality this is more like
% version 100.0, but we will discount all of the previous permutations of
% this program as necessary developmental states. The software presented
% here is far from perfect, and is in no way coded efficiently, but the
% code accomplishes what it is intended to do. This is to offer an
% alternative design/analysis tool for NEMS thin film devices, so that the
% engineer/ researcher does not rely on the use of commercial packages such
% as Ansyis or Coventor Ware, which gave me such headaches during the
% course of my PhD. In the immortal words of professor K.C. Park,




close all % Close any figures currently open
clear all % Clear all current variables
clc % Clear the comman window
s = warning('off', 'MATLAB:NonScalarInput'); % Warning has been turned off
%% Model Parameters
%
% The following Section is where all inputs for the model are input
% The inputs include:
% AnalysisType Type: 2/3-terminal Devices are currently supported
% Actuation Type: Is the device Gate or Drain Acutated (3-terminal devices)
% Profile Type: Recangular, Bow-tie, and Poly-Tie profiles are supported
% Geometry: Source, and electrode geometry
% Material Properties: Young's Modulus, Density, Poisson's ratio
% Mesh refinement: Mesh refinement for the source in x and y
% Time step
%************************************************************************>>
AnalysisType = 10; % if AnalysisType = 9 ==> Electrostatic solution
% if AnalysisType = 10 => multiphysics 2 terminal
% if AnalysisType = 11 => multiphysics 3 terminal
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ActuationType = 2; % if ActuationType = 1 and AnalysisType = 11
% ==> drain actuated
% if ActuationType = 2 and AnalysisType = 11
% ==> gate actuated
InvContact = 0; % InvContact == 1 for the case the the device is
% gate actuated but makes contact with the drain
Profile = 2; % if Profile = 0 ==> rectangular profile, Wm = Wo.
% if Profile = 1 ==> polytie profile (currently 9th order)
% if Profile = 2 ==> bowtie profile
Structure = 1; % if Structure = 0 ==> Cantilever
% if Structure = 1 ==> Fixed-fixed Beam
% Poincare Samples/ number of time steps









if ActuationType == 1
VAC = Voltage/2*0; %AC amplitude
% Vg = 0; % for case 11 this is the gate voltage
else
% Voltage = 0; % for case 11 this is the drain voltage










fact = 1; % factor can be used for scaling
Wo = fact*.5/2; % minimum device width
Wm = fact*3.5; % maximum device width (for bow/poly-tie devices)
l = fact*3; % length
dw = fact*.25; % drain width







a = l - dw;
b = l;
end
gap sd = .03; % gap: source to drain
gap sg = .03; % gap: source to gate
% ----------------------------------->>
% if Oxides are present on the gate
% gd = 0*15e-9;
% er= 3.8;
% eo = 8.85e-12;
% geff = ((eo*gd + er*(gap sg-gd)))*1e6/er;
% geff = geff*1e3;
% geff = round(geff)*1e-3;
% ----------------------------------->>
switch Structure == 1
case 1 % case for fixed-fixed structures
if AnalysisType 6=11
gap gate = gap sd;
else
gap gate = gap sg;
end
otherwise % case for cantilevers
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gap gate1 = .4; gap gate2 = gap sd;
end
% geff = geff*1e3;
%----------------------------------------------------------------------->>
% Mesh Refinements in x and y directions
%----------------------------------------------------------------------->>
nx = 96; ny = 4;








case 0 % Rectangular Profile
Wm = Wo;
[widths lx] = BowTieFunction(lx,Wo,Wm,a,b,lx(end),Structure);
case 1 % Poly-tie Profile




case 2 % Bow-Tie Profile
[widths lx] = BowTieFunction( lx,Wo,Wm,a,b,lx(end),Structure);
end
width(:,1) = lx; width(:,2) = widths; % first column is coordinates,
% 2nd column is widths
%----------------------------------------------------------------------->>
% Set up for areas at element centers
%----------------------------------------------------------------------->>








disp x = 0; disp y = 0; % Fixed in x and y at boundaries
%% Run assembly code
%
% The Function called here calculates:
% The Global Stiffness Matrices K and M
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% All information about nodel points of the mesh
%
%************************************************************************>>
[K M fecoord,fetopo,feprop,febc,numfenod,numfele,edof,Ex,Ey,ep,D] =...
AssembleKM(E,v,ro,width,0,l,h,nx,ny);
%------------------------------------------------------------------------>>
% Nodal Location for center displacement
%------------------------------------------------------------------------>>
switch Structure % We need to know the location of the point of maximum
% deflection so that we can analyze pull-in voltages
case 1 % Maximum deflection at the center of the beam
loc = find(fecoord(:,1) == l/2);
loc = 2*loc(1);
case 0 % maximum deflection at the tip of the beam
loc = find(fecoord(:,1) == l);
loc = 2*loc(1);
end
%% assign boundary conditions/flags
%************************************************************************>>
j = 1;
for i = 1:length(febc)
if febc(i,1) == 3;






for i = 1:length(febc)






for i = 1:length(febc)





























% dsamp = length(t)/(tend-t(1));
% save Samp.mat dsamp
%% NonLinear Newmark Solver
%************************************************************************>>
beta = .25; % Newmark Parameters
gamma = .5;
extents = [a b 0 (gap gate-gap sd) gap gate]; % electrostatic domain
Vgs = t*Voltage;
[U V A t forcehistory ekinhistory epothistory events]...
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= NonLinearNewmarkSolver(beta,gamma,t,tstep,febc,Voltage, VAC,Vg,...




%% for Tunneling analysis/ Export for Excel
dlmwrite('femUV2t 101710.dat',U)
% Vgs = t*Vg;
%
save femUV2t 1017.mat U Vgs
% save Signal.mat U V A t forcehistory events ekinhistory epothistory...
% Voltage Vg VAC AnalysisType;
%% pulliin
% This function extracts the pull-in voltage for the analysis
%************************************************************************>>
pi = Pullin MP(U,t,Voltage, Vg, AnalysisType, ActuationType,...
[a b 0 (gap gate-gap sd) gap gate],InvContact);
disp(['Pullin Voltage: ' num2str(pi) ' V'])
%% Plotting
%
% Here the Poincare (phase diagrams), and displacement Vs. voltage etc
% plots are generated
%************************************************************************>>
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y = PoincarePlots MP(U,V,A,t,forcehistory, ekinhistory, epothistory,...
events, Voltage, Vg,Vg,VAC,AnalysisType,ActuationType);
F.2 Numerical Solvers
F.2.1 Non-Linear Newmark Solver
function [U V A t forcehistory ekinhistory epothistory events]...
= NonLinearNewmarkSolver(beta,gamma,t,tstep,febc,...





% Written By Bradley Darren Davidson 2010
%
% This function uses the Non-linear Newmark solver to solve for device
% displacements for a given load
%
%----------------------------------------------------------------------->>
%% Allocating some memory
f = sparse(2*numfenod,1);
U = sparse(2*numfenod,2); % Initializing f, U, V, A
V = sparse(2*numfenod,2);
A = sparse(2*numfenod,2);




pdof=bc(:,1); % nodes that have bcs
dp=bc(:,2);
fdof(pdof)=[]; % free nodes









displacement(1,1) = U(loc,1);% I.C.s at the point of maximum deflection
velocity(1,1) = V(loc,1);
acceleration(1,1) = A(loc,1);
for i = 1:length(t)
disp(['timestep: ' num2str(i) ' of ' num2str(length(t))])
timestep = i;
%-------------------------------------------------------------------->>
% Predictor/ Corrector values for newmark method
U(:,2) = U(:,1)+ tstep*V(:,1)+(0.5-beta)*tstepˆ2*A(:,1);
U(pdof,2) = dp;
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Uc = CenterDisplacements(Un,nls); % displacement at the elem. centers
%% Attempt at getting the forces from the electric field
switch AnalysisType
case 10 % Two-Terminal Multi-Physics
[Efx Efy] = ElectroStatic2t V2(l,nx,nls,Un(flagu),...
gap sd,Voltage,t(i));
[Cap(i,:)] = Capacitance2t(Area,Uc,nls,gap sd);
[Q(i,:)] = Charge2t(Cap(i,:), Voltage, t(i));
[f] = ElectroStaticForce(Q(i,:), Efx, Efy, flagu,numfenod);
case 11 % Three-Terminal Multi-Physics
[Efx Efy] = ElectroStatic3t(l,nx,nls,Un,extents,Voltage,Vg,...
VDD,t(i), AnalysisType,ActuationType,...
InvContact,timestep); % calculate e-field
341
[Cap(i,:) gl el d el gr el] = Capacitance3t(Un,nls,fecoord,...
extents,Wo,Wm,DeviceType,Profile); % calculate capcitance
[Q(i,:)] = Charge3t(Cap(i,:), Voltage,Vg,VDD,fecoord,...
extents,nls,t(i),ActuationType,...
gl el,d el,gr el); % calculate charge
[f] = ElectroStaticForce(Q(i,:), Efx, Efy, flagu,numfenod);
otherwise % Mechanical Models with approximated electrostatic loads
[f] = Loads EVC(Voltage,VAC,freq,thick,Area,gap sd,t(i),Uc,...
febc,f,AnalysisType,nls,Fimpulse,spacing,l);
end






Kelectric = 0; % just a place holder
end
%% Calculate the Residual










while relref > neweps && iter < maxiter
[R Kt fi ekin epot] = Res(Un,Vn,An,f,fdof,Ex,Ey,numfele,...
numfenod,edof,ep,D,ro,tstep,beta,AnalysisType,Kelectric);
relref = norm(R(fdof))/ref; %convergence check
∆u = -Kt(fdof,fdof)\R(fdof); %u increment







if iter ≥ maxiter
disp([' Newton did not Converge, relref = ' num2str(relref)])
else
disp(['Newton Converged, relref = ' num2str(relref)...
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' ,at iteration ' num2str(iter) ]);
end























if AnalysisType == 2 && abs(displacement(i,1)) > 2*gap sd/3
break
end
if AnalysisType == 6 && sign(events(i,1)) < 0
break
end
if AnalysisType == 7 && sign(events(i,1)) < 0
break
end
if AnalysisType == 9 && sign(events(i,1)) < 0
break
end

























F.2.2 Electric Field Solver for a 3-terminal Device




% Written By Bradley Darren Davidson 2010
%





% t = t(1)
%% define the electrostatic domain
xmin = 0; xmax = l; l = xmax-xmin;
ymin = 0; ymax = extents(5); h = ymax-ymin;
n = 8; % number of mechanical elements for electrical element
nxref = nx/n; % number of divisions in x
nyref = extents(5)/(.01/5); % number of divisions in y
elx = l/nxref; % number of elements in x
ely = h/nyref; % number of elements in y
E = 10e10; % these are properties of the electrostatic
v = 0; % domain representative material
ro = 1e0;
thick = 1;
%% get the nodal displacements which correspond to the coarse mesh nodes
% Here we finding the displacements from the mechanical model that
% correspond to the electrostatic domains mesh points
nodes = 1:1:nls(end)*2;
k =1;







%% deformed electrostatic domain
% get a faux stiffness matrix for a lagrangian description
[K,fecoord,fetopo,feprop,febc,numfenod,numfele,edof,Ex,Ey,ep,D]...
= Assemble K Efield(E,v,ro,thick,l,h,nxref,nyref,0);
% we need to find the nodal points where the drain resides and restrict
% their movement (add boundary conditions)
% save test4drainbc.mat fecoord febc extents elx ely nxref nyref
if ActuationType == 1 | | InvContact == 1
febc = DrainBcs(fecoord,febc,extents,elx,ely,nxref,nyref);
end
% assign boundary conditions for mechanics
j = 1;
k = 1;
for i = 1:length(febc)
if febc(i,1) == 3;
bc(j:j+1,:) = [2*i-1 0;2*i 0];
j = j+2;
elseif febc(i,1) == 2







for i = 1:length(febc)
if febc(i,1) == 2






fdof=[1:nd]'; % Start with all degress of freedom free
pdof= bc(:,1); % Nodes that have conditions
dp=bc(:,2); % Assigned Displacements
fdof(pdof)=[]; % Remove the fixed node numbers from the free node set
%----------------------------------------------------------------------->>
% Solve for the deformed mesh
%----------------------------------------------------------------------->>
fext = zeros(nd,1); % zero applied load
u = zeros(nd,1); % Initialize the displacent vector
u(flagd) = flagdisp(:,2);
Kpart = K; % partitioned K for prescribed conditions
Kpart(pdof,:) = []; % Kpart has the prescrived rows and columns removed
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fpart = -Kpart(:,pdof)*bc(:,2); % solve for the forces imparted by
% prescribed conditions
u(fdof) = K(fdof,fdof)\fpart; % Use the forces to solve for the
% displacements at the free nodes.
%Plot Deformed Mesh
% figure(10)
% disp = u;
% ed=extract(edof,disp);
% xlim([0 8])
% eldisp2(Ex,Ey*100,ed,[2 2 0],10);
% grid on
%% back to the electrostatics....
[coord] = ElectricFieldCoords v2(fecoord,u);
switch AnalysisType
case 11
% add the coordinates of the drain
save test4drain.mat extents coord ely h elx nxref nyref u
[coord gridx gridy spacing nelements gradcoord WD cmidx] ...
= DrainFieldCoords(extents, coord, elx, ely, h,nxref,nyref,u);
if timestep == 1; % these steps only need to be done once because
% they are constant in time
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% finds the drain coordinates
save test4sorter.mat coord spacing ely extents elx u
[draincoord,draincoordl, draincoordr,draincoordt] ...
= DrainSorter 3T(coord,spacing(2,2),ely,extents,u,WD,cmidx);
%transform nodal coordinates to row and column space
[draingrid dglbc dgrbc dgtbc dginterior] ...
= Drainmeshlocations 3t(nelements+nxref, nyref,...
draincoord, draincoordl, draincoordr,...
draincoordt, spacing,elx, ely,gradcoord);
save draingridlocations.mat draingrid dglbc dgrbc dgtbc dginterior
end
otherwise
[draincoord,draincoordl, draincoordr,draincoordt] = ...
DrainSorter(coord,elx,ely,extents);
[draingrid dglbc dgrbc dgtbc dginterior] =...
Drainmeshlocations(nxref, nyref, draincoord, draincoordl,...
draincoordr, draincoordt, elx, ely);
end
%**PLEASE NOTE, DGLBC IS NOW THE COORDINATES FOR THE PART OF THE DRAIN THAT
% SHOULD HAVE THE SAME DIRCHLET ENFORCEMENT CONDITIONS FOR THE BOUNDARY
% WITH A RIGHT FACING NORMAL. THUS THE DGRBC HAS THE BOUNDARY FOR THE LEFT
% FACING NORMAL**
%% Solve The Laplace equation for the Electorstatic Domain
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Bcs = zeros(nxref+1,4); % Boundary Potentials
Bcs(:,1) = VDD;
if ActuationType == 1
Bcs(:,2) = Voltagegate;
Bcsdrain = Voltagedrain*t;
elseif ActuationType == 2
Bcs(:,2) = Voltagegate*t;
Bcsdrain = Voltagedrain;







[potential rx ry iterations error]...
= LaplaceSolver3t V2(Bcs,Bcsdrain,coord,draingrid,dglbc, dgrbc,...
dgtbc,dginterior, nxref+nelements,nyref,ActuationType);
[fx fy] = Gradient 3TV2(potential,rx,ry,coord,dglbc,dgrbc,dgtbc,...
nxref+nelements,nyref);
else




[fx fy] = Gradient3t(potential,rx,ry,coord,dglbc,...
dgrbc,dgtbc,nxref,nyref);
end
%% The Electric field is -grad(Potential)
Efx = -fx;
Efy = -fy;
%% ploting of the field
% if AnalysisType ==11
% ll = nelements(1)+nxref+1;
%
% for i = 1:nyref+1




% Y(i,:) = coord((i-1)*ll+1:i*ll,2);
% end
%
% [a b] = size(Y);
% dummy = zeros(a,b);
% for i = 1:a




% scale = 100;






% for i = 1:nxref+1
% X(i,:) = coord((1+(i-1)*length(gridpoints)):((i-1)*...
% length(gridpoints))+length(gridpoints),1);



















%% E-field (FL Electric Mesh to Mechanical Domain
[Efy Efx] = LoadDistribution3T(l,nx,gridx,Efy,Efx);
F.2.3 Electric Field Solver for a 2-Terminal Device
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function [Efx Efy] = ElectroStatic2t V2(l,nx,nls,disp,gap,Voltage,t)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% This function solves for the Electric field for 2-terminal devices
%----------------------------------------------------------------------->>
xmin = 0; xmax = l; l = xmax-xmin;
ymin = 0; ymax = gap; h = ymax-ymin;
n = 4;
nxef = nx/n; % number of electrostatic elements, must be nx/8;
nyef = nxef;
gridx = (0:l/nxef:l)';





%% get the nodal displacements which correspond to the coarse mesh nodes
nodes = 1:1:nls(end)*2;
k =1;






%% deformed mesh of gap
% get a faux stiffness matrix for a lagrangian description
[K,fecoord,fetopo,feprop,febc,numfenod,numfele,edof,Ex,Ey,ep,D]...
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= Assemble K Efield(E,v,ro,thick,l,h,nxef,nyef,0);
% assign boundary conditions for mechanics
j = 1;
k = 1;
for i = 1:length(febc)
if febc(i,1) == 3;
bc(j:j+1,:) = [2*i-1 0;2*i 0];
j = j+2;
elseif febc(i,1) == 2






for i = 1:length(febc)
if febc(i,1) == 2



















% Plot Deformed Mesh
% figure(4)
% disp = u;
% ed=extract(edof,disp);
% eldisp2(Ex,100*Ey,ed,[2 2 0],100);
%
% grid on






[potential rx ry iterations error] = LaplaceSolver2t(Bcs,coord,nxef,nyef);
[fx fy] = Gradient2t(potential,rx,ry,coord,nxef,nyef);
%% The Electric field is -grad(Potential)
Efx = -fx;
Efy = -fy;
%% extract the electric field at the source
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% for i = 1:nyef+1
% X(i,:) = coord((1+(i-1)*length(gridpoints)):((i-1)*...
% length(gridpoints))+length(gridpoints),1);
% Y(i,:) = coord((1+(i-1)*length(gridpoints)):((i-1)*...
% length(gridpoints))+length(gridpoints),2);
% end













%% number of nodes for the source, ratio must be 8:1 for interpolation
%% E-field (FL Electric Mesh to Mechanical Domain
[Efy Efx] = LoadDistribution3T(l,nx,gridx,Efy,Efx);
F.2.4 Laplace Solver for 3-Terminal Electrostatic Domains
358




% This program will compute the potential between deformed plates for
% my NEMS devices
% inputs: Bcs = boundary conditions
% disp = displacement vector for the deforemed beam's nodal points
% Outputs: potential is the matrix of the potential values
%%----------------------------------------------------------------------->>
% *****PLEASE NOTE, DGLBC IS NOW THE COORDINATES FOR THE PART OF THE DRAIN
% THAT SHOULD AHVE THE SAME DIRCHLET ENFORCMENT CONDITIONS FOR THE BOUNDARY
% WITH A RIGHT FACING NORMAL. THUS THE DGRBC HAS THE BOUNDARY FOR THE LEFT
% FACING NORMAL******
nx = round(mean(nx));
for i = 1:4
guess(i) = mean(Bcs(:,i));
end





















for i = 1:ny+1 % Interior radii









% for dirchlet bcs on the left side






% for dirchlet bcs on the right side







for i = 2:ny









% for dirchlet bcs on the top






% for dirchlet bcs on the right side














%% potential on sides with dirchlet conditions imposed
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while err > 1e-15
%% All dirchlet like conditions
if SubCase == 1
for i = 2:ny % Potential of left/right side with Dirchlet




elseif SubCase == 2
for i = 2:ny % Potential of left and right side with Dirchlet




% this loop will take care of the electrically isolated area between
% drain and gate electrodes
if SubCase == 1
for i = dgtbc(1,1)+1:ny %interior for rows





elseif SubCase == 2
for i = dgtbc(1,1)+1:ny %interior for rows






if SubCase == 1 % gate bottom has dirchlet like conditions








elseif SubCase == 2 % dirchlet like conditions on the drain





%% potential of interior
for i = 2:dgtbc(1,1)-1







for i = dgtbc(1,1):ny






for i = dgtbc(1,1):ny



















F.2.5 Laplace Solver for 2-Terminal Electrostatic Domains
function [potential rx ry iter err] = LaplaceSolver2t(Bcs,coord,nx,ny)
%%----------------------------------------------------------------------->>
% This program will compute the potential between deformed plates
% Outputs: potential is the matrix of the potential values
%%----------------------------------------------------------------------->>











for i = ny+1:-1:1 % Interior radii









% for dirchlet bcs on the left side






% for dirchlet bcs on the right side







for i = ny:-1:2









% for dirchlet bcs on the top






% for dirchlet bcs on the right side














while err > 1e-6 % Convergence Criteria









for i = 2:ny % Potential of interior

















function [width lx] = BowTieFunction(x,Wo,Wm,a,b,l,DeviceType)
%------------------------------------------------------------------------>>
369
% Written by B.D. Davidson 2010
%
% Outputs an array containing the width of the structure corresponding to
% nodel locations of the FEM mesh
%
% the shape is determined by fitting a bowtie function to
% given points Wo, Wm, a, b






flag = find(x == a);
if sum(flag) == 0;
x(end+1:end+2) = [a b];
y = zeros(length(x),1);
x = sort(x);
flag = find(x == a);
end
y(1:flag,1) = (Wo-Wm)/a*x(1:flag)+Wm;






flag = find(x == a);
y(1:flag,1) = (Wo-Wm)/a*x(1:flag)+Wm;








F.3.1 Poly-Tie Shaped Structures
function width = PolyTieFunction(x,Wo,Wm,a,b,l,DeviceType,order,c,d,nx)
%------------------------------------------------------------------------>>
% Written by B.D. Davidson 2010
%
% Outputs an array containing the width of the structure corresponding to
% nodel locations of the FEM mesh
%
371
% the shape is determined by fitting a given order polynomial to a a few
% given points Wo, Wm, a, b, c, d etc. The numer of points can be
% increased as desired by the user
% a and be are x coordinates and c and d are y coordinates for points
% that help define the curvature of the shape near L/2
%------------------------------------------------------------------------>>
s = warning('off', 'MATLAB:polyfit:PolyNotUnique');




if DeviceType == 1
xr = [0 a l/2 b l];
yr = [Wm c Wo d Wm];
else
xr = [0 a l];
yr = [Wm c Wo];
end
%fit the points




flag = find(x == l/2);
y(1:flag,1) = polyval(P,x(1:flag)); % Y is the half width
372
k = 0;














width = 2*y; % The total width
%-------------------------------------------------------->>








%% Define the Super-Element
ndnod=4;
ndele=1;
dc = [0 0; %Node 1
l 0; %Node 2
0 h; %Node 3
l h] ; %Node 4, Variable with design variable
dc1=zeros(ndnod,2);
%% Making the Topology, ie, what are the Super elements?
% topology of design elements
% type of element, list of node numbers in order
%
% type: 1 Lagrange element
% type: 2 Coons element
%
% for Coons-elements: last node needs to first node
tp = [2 1 2 4 3 1];
% intervalls nx.ny and
% for Lagrange elements: 4 - 4 node element
% 8 - 8 node element
% for Coons patches: edge types (4 entries)
% 1 - linear edge (2 nodes)
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% 2 - quadratic edge (3 nodes)
% 3 - Bezier edge (4 nodes)
% 4 - circular edge (4 nodes)
iv=[nx ny 1 1 1 1];
%% element property flag and fetyp
dprop=ones(ndele,1);
fetyp=3*ones(ndele,1);
%% boundary code for elemental edges
% 1 = source load
% 2 = drain load
% 3 = clamped edge
bcedg=zeros(ndele,4);
%
% bcedg(2,:)=[1 0 0 0]; % distributed load
% bcedg(4,:)=[0 0 0 2]; % clamped edge
bcedg(1,:) = [2 3 0 3];
% bcedg(2,:) = [2 3 0 3];
% bcedg(3,:) = [1 3 0 0];
% boundary code for control nodes;
bcnod=zeros(ndnod,1);
%% generating fe mesh

















% eldraw2(ex,ey,[ 2, 1, 0]); % used to plot the mesh
F.5 Utilities
F.5.1 Global Stiffness and Mass Matrix Assembly for the Mechanical Domain
function [K M fecoord,fetopo,feprop,febc,numfenod,numfele,edof,Ex,Ey,ep,D]...
= AssembleKM(E,v,ro,thick,s,l,h,nx,ny)
%% --------------------------------------------------------------------->>
% This program was written by Bradley Darren Davidson, and uses codes
% provided by the CalFEM package as well as Dr. Kurt Maute
%
% Written March 6 2009
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%----------------------------------------------------------------------->>
%% This meshes the input geometry and outputs all relevent information
% such as the element coordinates, number of elements, boundary flags,
% number of nodes, and number of elements
[fecoord,fetopo,feprop,febc,numfenod,numfele]...
=BeamMesherCoupled(s,l,h,nx,ny);
%% Construct constitutive matrix
[D] = hooke(1,E,v); % CalFEM code















[Ex,Ey]=coordxtr(edof,fecoord,Dof,4); % Extracts the elemental coordinates
%% Construct Global Stiffness/ Mass Matrices
K = zeros(2*numfenod,2*numfenod);
f = zeros(2*numfenod,1);
for i = 1:numfele
coord = fetopo(i,2:3)';
coord = fecoord(coord,1);





ep(i,:) = [1 thk 2];
end
for i = 1:numfele
[Ke Fe] = plani4e(Ex(i,:),Ey(i,:),ep(i,:),D); % CalFEM code
[K f] = assem(edof(i,:),K,Ke,f);
end
% ------------------------------------->




for i = 1:numfele
[Me]=plani4m(Ex(i,:),Ey(i,:),ep(i,:),ro); % CalFEM code
[M]=assem(edof(i,:),M,Me);
end
F.5.2 Faux Global Stiffness Assembly for the Electrostatic Domain
function [K fecoord,fetopo,feprop,febc,numfenod,numfele,edof,Ex,Ey,ep,D]...
= Assemble K Efield(E,v,ro,thick,l,h,nx,ny,EleCase)
%% --------------------------------------------------------------------->>
% This program was written by Bradley Darren Davidson, and uses codes
% provided by the CalFEM package as well as Dr. Kurt Maute
%
% Written March 6 2009
%----------------------------------------------------------------------->>
%% Use mesher program to mesh beam
[fecoord,fetopo,feprop,febc,numfenod,numfele]=EfieldMesher(l,h,nx,ny);
%% build constitutive matrix
[D] = hooke(1,E,v);
















%% construct Stiffness/ Mass Matrices









for j = 1:8
for k=1:8
if Kele(j,k) 6= 0









F.5.3 Elemental Capacitance for Three-Terminal Devices
function [Cap gl el d el gr el]...
= Capacitance3t(U,nls,fecoord,extents,Wo,Wm,DeviceType,PC)
% ----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% this function computes the elemental capacitance based on the
% discretation of a parallel plate capacitor model
%------------------------------------------------------------------------>>
%*****************'








dispx = disp(1:2:end); dispy = disp(2:2:end);
%graduate the source nodes
[newcoord gridx gridy spacing nelements gradcoord]...
= gradiatednodes(extents, fecoord,nls);
[dispx coord gridx gridy spacing nelements gradcoord]...
= gradiatednodes(extents, fecoord,nls,dispx);
dispx = dispx coord(:,2);
[dispy coord gridx gridy spacing nelements gradcoord]...
= gradiatednodes(extents, fecoord,nls,dispy);
dispy = dispy coord(:,2);




%% need new areas




elseif PC == 1
order = 9; % order polynomial for fit
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widths = PolyTieFunction 2T(gridx,Wo,Wm,extents(1),...
extents(2),gridx(end),DeviceType,order,.3, .3,length(dispy));
elseif PC == 2
widths = BowTieFunction( gridx,Wo,Wm,extents(1),...
extents(2),gridx(end),DeviceType);
end
thick(:,1) = gridx; thick(:,2) = widths; %first column is coordinates,
% 2nd column is widths
for i = 1:length(thick)-1;
meanthick(i,1) = mean([thick(i+1,2),thick(i,2)]);
end





gatel = find(gridx ≤ extents(1));






gl el = 1:1:a;
d el = (a+1):1:(a+c);
gr el = a+c+1:1:a+b+c;
gapd = extents(end)-extents(end-1);
gapg = extents(end);
Cap(gl el) = eps.*Area(gl el)./(gapg+Uc(gl el));
Cap(d el) = eps.*Area(d el)./(gapd+Uc(d el));
Cap(gr el) = eps.*Area(gr el)./(gapg+Uc(gr el));
F.5.4 Displacement of Element Centers
function Uc = CenterDisplacements(U,nls)
%------------------------------------------------------------------------>>
% Written By Bradley Davidson
%






for k = 1:h-1
Uc(k,1) = (U(2*nls(k+1),1)+U(2*nls(k),1))/2;
end
F.5.5 Nodal Charge for Three-Terminal Devices
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function [Qnodal] = Charge3t(Cap,Voltagedrain,Voltagegate,...
VDD,coord,extents,nls,t,SubCase,gl el,d el,gr el)
% ----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% this function computes the nodeal charge for calculation of the
% electrostatic forces acting on the beam
%----------------------------------------------------------------------->>
%************
% close all;clear all;clc
% load test4charge.mat
% t = t(3);
% coord = fecoord;
% Voltagegate = Vg;
% Voltagedrain = Voltage;
%************%
%% need to find the coordinates of the drain
[coord gridx gridy spacing nelements gradcoord]...
= gradiatednodes(extents, coord,nls); %gradiate the source nodes
switch SubCase
case 1
Q(gl el) = (Voltagegate-VDD)*Cap(gl el);
Q(gr el) = (Voltagegate-VDD)*Cap(gr el);
Q(d el) = (Voltagedrain*t-VDD)*Cap(d el);
385
case 2
Q(gl el) = (Voltagegate*t-VDD)*Cap(gl el);
Q(gr el) = (Voltagegate*t-VDD)*Cap(gr el);
Q(d el) = (Voltagedrain-VDD)*Cap(d el);
otherwise
Q(gl el) = (Voltagegate*t-VDD)*Cap(gl el);
Q(gr el) = (Voltagegate*t-VDD)*Cap(gr el);
Q(d el) = (Voltagedrain*t-VDD)*Cap(d el);
end
del = gridx(2,1) - gridx(1,1);
k = 1;
j = 0;
for i = 1:nls(end) % find the nodal numbers...






for i = 1:length(Q)
dum(j,i:i+1) = [Q(i)/2 Q(i)/2];
j = j+1;
end





F.5.6 Mechanical Boundary Conditions for Drain Electrode
function febc = DrainBcs(fecoord,febc,extents,elx,ely,nxref,nyref);
%------------------------------------------------------------------------>>
% Written By Bradley Davidson
%
%





min x = fecoord(f1x(end),1);
max x = fecoord(f2x(1),1);
range x = (min x:elx:max x)';
range y = (0:ely:extents(4))';
k = 1;
for j = 1:length(range y)
for i = 1:length(range x)





for j = 1:length(dc)
for i = 1:length(fecoord)
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F.5.7 Electrostatic Domain Refinement to include Drain Geometry and
Coordinates
function [coord gridx gridy spacing nelements gradcoord WD cmidx]...
= DrainFieldCoords(extents, coord, elx, ely, h,nxref,nyref,u)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
%
% This function calculates new coordinate points to add to the mesh which




% close all;clear all;clc
% load test4drain.mat %for testing
%*******************
flagu = 2:2:length(u);
delu y = mean(u(flagu));
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ll = nxref+1;
for B = 1:nyref+1;
%% find coordinates at the left bound
flagl = find(coord((B-1)*ll+1:B*ll,1)≤extents(1))+(B-1)*ll;
clx = coord(flagl(end),1);










if flagr(1) 6= 1;
check = abs(coord(flagr(1)-1,1)-extents(2));




num = round((crx -clx)/elx);
cmidx = [];
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for i = 1:num-1
cmidx(i) = clx+i*elx;
end
if abs(clx-extents(1))>1e-3 | | abs(crx-extents(2))> 1e-3
% adding the new xcoords for the gradiated drain region
dspacel = (extents(1)-clx)/(4);
coord2l = clx:dspacel:extents(1);

















%% some outputs that will remain unchanged from here on out...
nelements(B,1) = (a+b+c-3)-num;
gradcoord(B,:) = [clx cmidx crx];
spacing(B,:) = [dspacel dspace dspacer];





+(B-1)*ll; % this will change with every loop
cmidy = coord(flagmid,2);
P = polyfit([clx cmidx((length(cmidx)-1)/2+1) crx],...
[cly cmidy cry],2);
coordy = polyval(P,coordx);
% plot(coordx, coordy,'b',[clx cmidx crx], [cly cmidy cry],'r')










dumx(a+1:end,1) = coordx(2:end-1,1); %unsorted xcoords
dumy(a+1:end,1) = coordy(2:end-1,1);
xcoords = sort(dumx); %sorted xcoords
ycoords = zeros(size(xcoords));




% need to remove multiples from the coordinates
a = length(xcoords);
k = 1;






xcoords(flag) = []; %sorted xcoords with multiples removed
ycoords(flag) = [];
a = length(xcoords);
coord update((B-1)*a+1:B*a,:) = [xcoords ycoords];
else
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spacing(B,:) = [elx elx elx];
nelements(B,1) = 0;
gradcoord(B,:) = [clx cmidx((length(cmidx)-1)/2+1) crx];
WD = 0;






coord = coord update;
gridx = xcoords;
gridy = coordy;
F.5.8 Drain Coordinate Transformation to Row and Column Space
function [draingrid dglbc dgrbc dgtbc dginterior]...
= Drainmeshlocations 3t(nx, ny, draincoord, draincoordl,...
draincoordr, draincoordt, spacing,elx, ely,gradcoord)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
%
% This Function takes the coordinates in cartesian space and transforms
% them to row column space, in this way we may avoid coordinates and speak
% about a nodes location as in it's row and column number in the finite





% close all;clear all;clc
% load test4loc.mat
%
% nx = nelements+nxref;






r = ny+1; % number of rows







%% grid points of the drains
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dumfull = zeros(size(draincoord));
dumfull(:,1) = r - draincoord(:,2)/ely;
for i = 1:length(dumfull)





duml(:,1) = r - draincoordl(:,2)/ely;
% duml(:,2) = c - draincoordl(:,1)/elx;
for i = 1:length(duml)





dumr(:,1) = r - draincoordr(:,2)/ely;
% dumr(:,2) = c - draincoordr(:,1)/elx;
for i = 1:length(dumr)






dumt(:,1) = r - draincoordt(:,2)/ely;
% dumt(:,2) = c - draincoordt(:,1)/elx;







%% interior grid points
dginterior = draingrid;
k = 1;
for i = 1:length(dglbc)
for j = 1:length(draingrid)







for i = 1:length(dgrbc)
for j = 1:length(draingrid)






for i = 1:length(dgtbc)
for j = 1:length(draingrid)











% Written By Bradley Darren Davidson 2010
%
% This function locates coordinate points of the drain in the array of all







% close all;clear all;clc
% load test4sorter.mat
% nx = spacing(2,2);
% ny = ely;
% %**************************
flagu = 2:2:length(u);
delu y = mean(u(flagu));
err = 1e-3;
r = 1;
if WD == 0
drx = drainextents(1):nx:drainextents(2);
else
drx = [drainextents(1) cmidx drainextents(2)];
end
dry = drainextents(3):ny:drainextents(4);
for j = 1:length(dry)
for i = 1:length(drx)
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for k = 1:length(coord)




























if check == 1
draincoordt(1:length(drx),:) = [];
end
%% plotting for visualization
%

























F.5.10 Coordinates of the Deformed Electrostatic Domain
function [coord] = ElectricFieldCoords v2(coord,disp)
% function [coord gps] = ElectricFieldCoords(xmin,xmax,ymin,ymax,nx,ny,disp)
%%----------------------------------------------------------------------->>
% Written By Bradley Davidson 2010
%This function simply subtracts the proper displacement from the electric
% field coordinates







function [fe] = ElectroStaticForce(Qnodal, Efx, Efy, flagu, numfenod)
% ----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% This program will calculate the electrostatic force
401
% based on the Efield and calulated charge
%----------------------------------------------------------------------->>








fe = fe*1e6; % scaling parameter due to choice of units
F.5.12 Mesh Refinement
function [coord gridx gridy spacing nelements gradcoord]...
= gradiatednodes(extents,coord,nls,Y)
%*******************
% close all;clear all;clc
% load test4charge.mat









for B = 1:1;
%% find coordinates at the left bound
flagl = find(coord((B-1)*ll+1:B*ll,1)<extents(1))+(B-1)*ll;
clx = coord(flagl(end),1);
%% find coordinates at the right bound
flagr = find(coord((B-1)*ll+1:B*ll,1,1)>extents(2))+(B-1)*ll;
crx = coord(flagr(1),1);
%% find coordinates at the mid nodes;
num = round((crx -clx)/elx);
for i = 1:num-1
cmidx = clx+i*elx;
end













%% some outputs that will remain unchanged from here on out...
nelements(B,1) = (a+b+c-3)-num;
gradcoord(B,:) = [clx cmidx crx];
spacing(B,:) = [dspacel dspace dspacer];
%% need to calculate the y coordinates for the gradiated drain region





P = polyfit([clx cmidx crx], [cly cmidy cry],2);
coordy = polyval(P,coordx);
% end










dumx(a+1:end,1) = coordx(2:end-1,1); %unsorted xcoords
dumy(a+1:end,1) = coordy(2:end-1,1);
xcoords = sort(dumx); %sorted xcoords
ycoords = zeros(size(xcoords));




% need to remove multiples from the coordinates
a = length(xcoords);
k = 1;






xcoords(flag) = []; %sorted xcoords with multiples removed
ycoords(flag) = [];
a = length(xcoords);
coord update((B-1)*a+1:B*a,:) = [xcoords ycoords];
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% % put it all back together
% k = 1;
% for j = 1:length(coordy)
% for i = 1:a
% coord(k,:) = [xcoords(i) coordy(j)];





coord = coord update;
gridx = xcoords;
gridy = coordy;
F.5.13 Gradient of the Potential for a Three-Terminal Device
function [fx fy] = Gradient 3T(potential,rx,ry,coord,dglbc,dgrbc,dgtbc,nx,ny)
%%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% This program will compute the potential between deformed plates for
% my NEMS devices








for i = 1













% left gate BOTTOM section
for i = ny+1 %last row






% left gate corners
j = 1;
% fx(i,j) = (potential(i,j+1)-potential(i,j))/(rx(i,j));
fy(i,j) = (potential(i,j)-potential(i-1,j))/(ry(i,j));
j = dglbc(1,2);
% fx(i,j) = (potential(i,j)-potential(i,j-1))/(rx(i,j));
fy(i,j) = (potential(i,j)-potential(i-1,j))/(ry(i,j));
% right gate BOTTOM section
for i = ny+1 %last row











% drain BOTTOM section
for i = dgtbc(1,1) %last row





%% sides with Dirchlet bc
% this loop takes care of the left and right sides where there is no Ex
% field
for i = 2:ny %interior for rows




% this loop will take care of the electrically isolated area between the
% drain and gate electrodes
for i = dgtbc(1,1)+2:ny %interior for rows






for i = 2:dgtbc(1,1)





for i = dgtbc(1,1):ny





for i = dgtbc(1,1):ny






function pi = Pullin MP(U,t,Voltage, Vg, AnalysisType,...
ActuationType,extents,InvContact)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
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if ActuationType ==2 && InvContact == 1
k = 1;






















% Written By Bradley Darren Davidson 2009















ekin = ekin + 0.5*edd*Me*edd';








R = Mt*An + fi - fext-fii;
Kt = 1/(beta*tstepˆ2)*Mt + Kt-Kelectric;
otherwise
R = Mt*An + fi - fext;
Kt = 1/(beta*tstepˆ2)*Mt + Kt;
end
F.5.16 Plotter
function y = PoincarePlots MP(U,V,A,t,forcehistory, ekinhistory,...
epothistory, events, Voltage, Voltage gate1,...
Voltage gate2,VAC,AnalysisType,ActuationType)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
%








title(['Displacement-Velocity Phase Plane: V D R A I N = '...
num2str(Voltage) ' VAC = ' num2str(VAC) NLC ' V G A T E 1 = '...








title(['Displacement-Acceleration Phase Plane: V D R A I N = '...
num2str(Voltage) ' VAC = ' num2str(VAC) NLC ' V G A T E 1 = '...







title(['Velocity-Acceleration Phase Plane: V D R A I N = '...
num2str(Voltage) ' VAC = ' num2str(VAC) NLC ' V G A T E 1 = '...







title(['Phase Space: V D R A I N = ' num2str(Voltage) ' VAC = '...
num2str(VAC) NLC ' V G A T E 1 = ' num2str(Voltage gate1)...
















% axis([0 t(length(U)) -gap .01])
title(['displacement V. Voltage: V D R A I N = ' num2str(Voltage)...
' VAC = ' num2str(VAC) NLC ' V G A T E 1 = ' num2str(Voltage gate1)...













axis([0 t(length(U)) min(V) max(V)])
title(['Velocity V. Time: VDC = ' num2str(Voltage) ' VAC = '...
num2str(VAC) NLC ' V G A T E 1 = ' num2str(Voltage gate1)...


































y = ['Simulation complete'];
F.5.17 Load Interpolation from Electric to Mechanical Domain
function [efy efx] = LoadDistribution3T(l,nx,gridx,Efy,Efx)
%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
%
% This function maps the nodel E-field values calculated in the
% Faux-Lagrangian domain to the mechanical domain via linear interpolation
% of the values between the graduated mesh coordinates
%
%----------------------------------------------------------------------->>
nodes = nx+1; % Total Number of nodes in the mechanical domain
xmech = (0:l/nx:l)'; % x-coordinates of mech/elect surface
419
efy = zeros(1,nodes); % allocate some memory
efx = efy;
efy me = Efy(1,:); % E-Field values calculated in the FL electric
efx me = Efx(1,:); % domain, will be inerpolated
for i = 2:length(gridx);
nodel = 1:1:nodes;
min = gridx(i-1); max = gridx(i);
fmin = find(xmech < min);
fmax = find(xmech ≥ max);
[a b] = size(fmin);
[c d] = size(fmax);









py = polyfit([gridx(i-1);gridx(i)],[efy me(i-1);efy me(i)],1);
px = polyfit([gridx(i-1);gridx(i)],[efx me(i-1);efx me(i)],1);
efy aprox = polyval(py,xmech(nodel));
efx aprox = polyval(px,xmech(nodel));
420
efx(nodel) = efx aprox;




F.6 Utilities Specific to 2-Terminal Simulations
F.6.1 Elemental Capacitance for 2-Terminal Devices
function [Cap] = Capacitance2t(Area,U,nls,gap)
% ----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% this function computes the elemental capacitance based on the
% discretation of a parallel plate capacitor model
%------------------------------------------------------------------------>>
eps = 8.85e-12;
for j = 1:length(nls)-1
Cap(1,j) = eps.*Area(j)./(gap+U(j,1)); % elemetnal Capacitance
end
F.6.2 Nodal Charge for 2-Terminal Devices
function [Qnodal] = Charge2t(Cap, Voltage, t)
% ----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010







for i = 1:length(Q)
dum(j,i:i+1) = [Q(i)/2 Q(i)/2];
j = j+1;
end
for i = 1:j-1
Qnodal = Qnodal+dum(i,:);
end





% Written by Bradley Davidson 2010
% inputs: xmin, xmax, ymin, ymax describe region of interest
% nx and ny are the mesh refinements displacemnt is the displacement vector
% for the deforemed beam's nodal points Outputs: coord is a matrix with the
% grid points
%%----------------------------------------------------------------------->>
delx = (xmax-xmin)/nx; dely = (ymax-ymin)/ny;






F.6.4 Gradient of the Potential for a 2-Terminal Device
function [fx fy] = Gradient2t(potential,rx,ry,coord,nx,ny)
%%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010




for i = 1













for i = ny+1 %last row













%% sides with Dirchlet bc
% left side
for i = 2:ny %interior for rows





for i = 2:nx






van der Waals Force Module
function f = VanderWaals Casimir(Area,Ael gate1,Ael gate2,...
gap,gap gate1,gap gate2,U,Uc gate1,Uc gate2,...
nls,nls gate1,nls gate2,f,AnalysisType)
%%----------------------------------------------------------------------->>
% Written By Bradley Darren Davidson 2010
% This program will compute the vdw and casimir force between deformed
% plates for NEMS devices





A12 = 22e-12*(1e6)ˆ2; % Hamaker.
% hbar = 6.62608e-34/(2*pi);
hbar = 0; % nullify contribution from casimir
c = 3e8; % speed of light, for casimir forces,





fd = zeros(size(f)); fg1 = zeros(size(f)); fg2 = zeros(size(f));
f actuation = zeros(size(f));




% van der Waals load
for j = 1:length(nls)-1
load vdw(nls(j,1),2) = (-A12.*Area(j)./(6*pi*(gap+U(j,1)).ˆ3));
end
% Casimir load







dist el = 2;
Load actuation = (load casmir+load vdw)/dist el;
%---------------------------------------------------------------->>











fd = sum(f actuation')'*1e6;
end
%% Left Gate Electrode
switch AnalysisType
case 11
f actuation = zeros(size(f));
load vw = zeros(length(nls gate1)-1,2);
load casmir = zeros(length(nls gate1)-1,2);
Load actuation = zeros(size(f));
%---------------------------------------------------------------->>
% Gate 1 Loads
%---------------------------------------------------------------->>
for j = 1:length(nls gate1)-1
load vw(nls gate1(j,1),2)...
= (-A12.*Ael gate1(j)./(6*pi*(gap gate1+Uc gate1(j,1)).ˆ3));
end
for j = 1:length(nls gate1)-1
load casmir(nls gate1(j,1),2)...
427






dist el = 2;
Load actuation = (load electro+load casmir+load vw)/dist el;
%---------------------------------------------------------------->>
% Assemble Load vector
%---------------------------------------------------------------->>
j = 1;
for i = 1:length(nls gate1)-1
f actuation(2*nls gate1(i,1)-1:2*nls gate1(i,1),j)...
= Load actuation(nls gate1(i,1),:);
f actuation(2*nls gate1(i+1,1)-1:2*nls gate1(i+1,1),j)...
= Load actuation(nls gate1(i,1),:);
j = j+1;
end
fg1 = sum(f actuation')'*1e6;
%% Right Gate Electrode
f actuation = zeros(size(f));
Load actuation = zeros(size(f));
load vw = zeros(length(nls gate2)-1,2);
load casmir = zeros(length(nls)-1,2);
428
%---------------------------------------------------------------->>
% Gate 2 Loads
%---------------------------------------------------------------->>
for j = 1:length(nls gate2)-1
load vw(nls gate2(j,1),2)...
= (-A12.*Ael gate2(j)./(6*pi*(gap gate2+Uc gate2(j,1)).ˆ3));
end
for j = 1:length(nls gate2)-1
load casmir(nls gate2(j,1),2)...






dist el = 2;
Load actuation = (load casmir+load vw)/dist el;
%---------------------------------------------------------------->>
% Assemble Load vector
%---------------------------------------------------------------->>
j = 1;
for i = 1:length(nls gate2)-1
f actuation(2*nls gate2(i,1)-1:2*nls gate2(i,1),j)...
= Load actuation(nls gate2(i,1),:);
429
f actuation(2*nls gate2(i+1,1)-1:2*nls gate2(i+1,1),j)...
= Load actuation(nls gate2(i,1),:);
j = j+1;
end
fg2 = sum(f actuation')'*1e6;
end
%% Sum all Loads
switch AnalysisType
case 11
f beam = fd+fg1+fg2;
f beam = sparse(f beam)*1e-6; % scaling for VDW
otherwise
f beam = fd;
f beam = sparse(f beam)*1e-6; % scaling for VDW
end
